Home
last modified time | relevance | path

Searched refs:CLK_SET_PARENT_GATE (Results 1 – 19 of 19) sorted by relevance

/Linux-v5.4/drivers/clk/qcom/
Dgcc-msm8660.c128 .flags = CLK_SET_PARENT_GATE,
179 .flags = CLK_SET_PARENT_GATE,
230 .flags = CLK_SET_PARENT_GATE,
281 .flags = CLK_SET_PARENT_GATE,
332 .flags = CLK_SET_PARENT_GATE,
383 .flags = CLK_SET_PARENT_GATE,
434 .flags = CLK_SET_PARENT_GATE,
485 .flags = CLK_SET_PARENT_GATE,
534 .flags = CLK_SET_PARENT_GATE,
583 .flags = CLK_SET_PARENT_GATE,
[all …]
Dgcc-msm8960.c354 .flags = CLK_SET_PARENT_GATE,
405 .flags = CLK_SET_PARENT_GATE,
456 .flags = CLK_SET_PARENT_GATE,
507 .flags = CLK_SET_PARENT_GATE,
558 .flags = CLK_SET_PARENT_GATE,
609 .flags = CLK_SET_PARENT_GATE,
660 .flags = CLK_SET_PARENT_GATE,
711 .flags = CLK_SET_PARENT_GATE,
760 .flags = CLK_SET_PARENT_GATE,
809 .flags = CLK_SET_PARENT_GATE,
[all …]
Dgcc-mdm9615.c212 .flags = CLK_SET_PARENT_GATE,
263 .flags = CLK_SET_PARENT_GATE,
314 .flags = CLK_SET_PARENT_GATE,
365 .flags = CLK_SET_PARENT_GATE,
416 .flags = CLK_SET_PARENT_GATE,
479 .flags = CLK_SET_PARENT_GATE,
528 .flags = CLK_SET_PARENT_GATE,
577 .flags = CLK_SET_PARENT_GATE,
626 .flags = CLK_SET_PARENT_GATE,
675 .flags = CLK_SET_PARENT_GATE,
[all …]
Dgcc-ipq806x.c368 .flags = CLK_SET_PARENT_GATE,
419 .flags = CLK_SET_PARENT_GATE,
470 .flags = CLK_SET_PARENT_GATE,
521 .flags = CLK_SET_PARENT_GATE,
572 .flags = CLK_SET_PARENT_GATE,
623 .flags = CLK_SET_PARENT_GATE,
687 .flags = CLK_SET_PARENT_GATE,
736 .flags = CLK_SET_PARENT_GATE,
785 .flags = CLK_SET_PARENT_GATE,
834 .flags = CLK_SET_PARENT_GATE,
[all …]
/Linux-v5.4/drivers/clk/imx/
Dclk-imx7ulp.c86 …s("apll_pre_sel", base + 0x508, 0, 1, pll_pre_sels, ARRAY_SIZE(pll_pre_sels), CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
87 …s("spll_pre_sel", base + 0x608, 0, 1, pll_pre_sels, ARRAY_SIZE(pll_pre_sels), CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
110 …0x508, 14, 2, apll_pfd_sels, ARRAY_SIZE(apll_pfd_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
111 …0x608, 14, 2, spll_pfd_sels, ARRAY_SIZE(spll_pfd_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
112 …, base + 0x508, 1, 1, apll_sels, ARRAY_SIZE(apll_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
113 …, base + 0x608, 1, 1, spll_sels, ARRAY_SIZE(spll_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
Dclk-composite-7ulp.c79 CLK_SET_PARENT_GATE); in imx7ulp_clk_composite()
/Linux-v5.4/drivers/clk/at91/
Dclk-smd.c124 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in at91sam9x5_clk_register_smd()
Dclk-audio-pll.c497 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in at91_clk_register_audio_pll_pad()
528 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in at91_clk_register_audio_pll_pmc()
Dclk-programmable.c203 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in at91_clk_register_programmable()
Dclk-generated.c290 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in at91_clk_register_generated()
Dclk-usb.c209 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in _at91sam9x5_clk_register_usb()
Dclk-main.c497 init.flags = CLK_SET_PARENT_GATE; in at91_clk_register_sam9x5_main()
/Linux-v5.4/drivers/clk/microchip/
Dclk-pic32mzda.c53 .flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE,\
/Linux-v5.4/drivers/clk/
Dclk-axi-clkgen.c451 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in axi_clkgen_probe()
Dclk.c1937 (core->flags & CLK_SET_PARENT_GATE) && core->prepare_count) { in clk_calc_new_rates()
2476 if ((core->flags & CLK_SET_PARENT_GATE) && core->prepare_count) in clk_core_set_parent_nolock()
2987 ENTRY(CLK_SET_PARENT_GATE),
/Linux-v5.4/drivers/clk/ingenic/
Dcgu.c704 clk_init.flags |= CLK_SET_PARENT_GATE; in ingenic_register_clock()
/Linux-v5.4/include/linux/
Dclk-provider.h20 #define CLK_SET_PARENT_GATE BIT(1) /* must be gated across re-parent */ macro
/Linux-v5.4/drivers/clk/bcm/
Dclk-bcm2835.c1428 init.flags |= CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in bcm2835_register_clock()
/Linux-v5.4/drivers/media/platform/atmel/
Datmel-isc-base.c483 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in isc_clk_register()