Searched refs:BIT (Results 1 – 25 of 3625) sorted by relevance
12345678910>>...145
63 #define NH_FLD_ETH_DA BIT(0)64 #define NH_FLD_ETH_SA BIT(1)65 #define NH_FLD_ETH_LENGTH BIT(2)66 #define NH_FLD_ETH_TYPE BIT(3)67 #define NH_FLD_ETH_FINAL_CKSUM BIT(4)68 #define NH_FLD_ETH_PADDING BIT(5)69 #define NH_FLD_ETH_ALL_FIELDS (BIT(6) - 1)72 #define NH_FLD_VLAN_VPRI BIT(0)73 #define NH_FLD_VLAN_CFI BIT(1)74 #define NH_FLD_VLAN_VID BIT(2)[all …]
35 #define BIT_SYS_CTRL1_OTPVMUTEOVR_SET BIT(7)36 #define BIT_SYS_CTRL1_VSYNCPIN BIT(6)37 #define BIT_SYS_CTRL1_OTPADROPOVR_SET BIT(5)38 #define BIT_SYS_CTRL1_BLOCK_DDC_BY_HPD BIT(4)39 #define BIT_SYS_CTRL1_OTP2XVOVR_EN BIT(3)40 #define BIT_SYS_CTRL1_OTP2XAOVR_EN BIT(2)41 #define BIT_SYS_CTRL1_TX_CTRL_HDMI BIT(1)42 #define BIT_SYS_CTRL1_OTPAMUTEOVR_SET BIT(0)46 #define BIT_DPD_PWRON_PLL BIT(7)47 #define BIT_DPD_PDNTX12 BIT(6)[all …]
26 #define SP_VIDEO_RST BIT(4)27 #define SP_HDCP_MAN_RST BIT(2)28 #define SP_TMDS_RST BIT(1)29 #define SP_SW_MAN_RST BIT(0)33 #define SP_TMDS_CLOCK_DET BIT(1)34 #define SP_TMDS_DE_DET BIT(0)38 #define SP_HDMI_AUD_LAYOUT BIT(3)39 #define SP_HDMI_DET BIT(0)45 #define SP_AUD_MUTE BIT(1)46 #define SP_VID_MUTE BIT(0)[all …]
10 #define SYS_ISO_MD2PP BIT(0)11 #define SYS_ISO_ANALOG_IPS BIT(5)12 #define SYS_ISO_DIOR BIT(9)13 #define SYS_ISO_PWC_EV25V BIT(14)14 #define SYS_ISO_PWC_EV12V BIT(15)17 #define SYS_FUNC_BBRSTB BIT(0)18 #define SYS_FUNC_BB_GLB_RSTN BIT(1)19 #define SYS_FUNC_USBA BIT(2)20 #define SYS_FUNC_UPLL BIT(3)21 #define SYS_FUNC_USBD BIT(4)[all …]
339 #define RXERR_RPT_RST BIT(27)443 #define CmdEEPROM_En BIT(5)445 #define CmdEERPOMSEL BIT(4)446 #define Cmd9346CR_9356SEL BIT(4)450 #define GPIOSEL_ENBT BIT(5)464 #define HSIMR_GPIO12_0_INT_EN BIT(0)465 #define HSIMR_SPS_OCP_INT_EN BIT(5)466 #define HSIMR_RON_INT_EN BIT(6)467 #define HSIMR_PDN_INT_EN BIT(7)468 #define HSIMR_GPIO9_INT_EN BIT(25)[all …]
7 #define DE_STATE1_DE_ABORT BIT(0)10 #define DE_STATE2_DE_FIFO_EMPTY BIT(3)11 #define DE_STATE2_DE_STATUS_BUSY BIT(2)12 #define DE_STATE2_DE_MEM_FIFO_EMPTY BIT(1)20 #define SYSTEM_CTRL_PCI_BURST BIT(29)21 #define SYSTEM_CTRL_PCI_MASTER BIT(25)22 #define SYSTEM_CTRL_LATENCY_TIMER_OFF BIT(24)23 #define SYSTEM_CTRL_DE_FIFO_EMPTY BIT(23)24 #define SYSTEM_CTRL_DE_STATUS_BUSY BIT(22)25 #define SYSTEM_CTRL_DE_MEM_FIFO_EMPTY BIT(21)[all …]
171 #define QCA956X_MAC_CFG1_SOFT_RST BIT(31)172 #define QCA956X_MAC_CFG1_RX_RST BIT(19)173 #define QCA956X_MAC_CFG1_TX_RST BIT(18)174 #define QCA956X_MAC_CFG1_LOOPBACK BIT(8)175 #define QCA956X_MAC_CFG1_RX_EN BIT(2)176 #define QCA956X_MAC_CFG1_TX_EN BIT(0)179 #define QCA956X_MAC_CFG2_IF_1000 BIT(9)180 #define QCA956X_MAC_CFG2_IF_10_100 BIT(8)181 #define QCA956X_MAC_CFG2_HUGE_FRAME_EN BIT(5)182 #define QCA956X_MAC_CFG2_LEN_CHECK BIT(4)[all …]
8 #define DSI_MCTL_MAIN_DATA_CTL_LINK_EN BIT(0)9 #define DSI_MCTL_MAIN_DATA_CTL_IF1_MODE BIT(1)10 #define DSI_MCTL_MAIN_DATA_CTL_VID_EN BIT(2)11 #define DSI_MCTL_MAIN_DATA_CTL_TVG_SEL BIT(3)12 #define DSI_MCTL_MAIN_DATA_CTL_TBG_SEL BIT(4)13 #define DSI_MCTL_MAIN_DATA_CTL_IF1_TE_EN BIT(5)14 #define DSI_MCTL_MAIN_DATA_CTL_IF2_TE_EN BIT(6)15 #define DSI_MCTL_MAIN_DATA_CTL_REG_TE_EN BIT(7)16 #define DSI_MCTL_MAIN_DATA_CTL_READ_EN BIT(8)17 #define DSI_MCTL_MAIN_DATA_CTL_BTA_EN BIT(9)[all …]
44 #define GOTGCTL_CHIRPEN BIT(27)47 #define GOTGCTL_OTGVER BIT(20)48 #define GOTGCTL_BSESVLD BIT(19)49 #define GOTGCTL_ASESVLD BIT(18)50 #define GOTGCTL_DBNC_SHORT BIT(17)51 #define GOTGCTL_CONID_B BIT(16)52 #define GOTGCTL_DBNCE_FLTR_BYPASS BIT(15)53 #define GOTGCTL_DEVHNPEN BIT(11)54 #define GOTGCTL_HSTSETHNPEN BIT(10)55 #define GOTGCTL_HNPREQ BIT(9)[all …]
44 #define PME_ENABLE BIT(1)45 #define PME_POLARITY BIT(0)49 #define SW_GIGABIT_ABLE BIT(6)50 #define SW_REDUNDANCY_ABLE BIT(5)51 #define SW_AVB_ABLE BIT(4)69 #define SW_QW_ABLE BIT(5)75 #define LUE_INT BIT(31)76 #define TRIG_TS_INT BIT(30)77 #define APB_TIMEOUT_INT BIT(29)88 #define SW_SPARE_REG_2 BIT(7)[all …]
25 #define NISTC_INTA_ACK_G0_GATE BIT(15)26 #define NISTC_INTA_ACK_G0_TC BIT(14)27 #define NISTC_INTA_ACK_AI_ERR BIT(13)28 #define NISTC_INTA_ACK_AI_STOP BIT(12)29 #define NISTC_INTA_ACK_AI_START BIT(11)30 #define NISTC_INTA_ACK_AI_START2 BIT(10)31 #define NISTC_INTA_ACK_AI_START1 BIT(9)32 #define NISTC_INTA_ACK_AI_SC_TC BIT(8)33 #define NISTC_INTA_ACK_AI_SC_TC_ERR BIT(7)34 #define NISTC_INTA_ACK_G0_TC_ERR BIT(6)[all …]
83 #define AB8500_TURNONSTATUS_PORNVBAT BIT(0)84 #define AB8500_TURNONSTATUS_PONKEY1DBF BIT(1)85 #define AB8500_TURNONSTATUS_PONKEY2DBF BIT(2)86 #define AB8500_TURNONSTATUS_RTCALARM BIT(3)87 #define AB8500_TURNONSTATUS_MAINCHDET BIT(4)88 #define AB8500_TURNONSTATUS_VBUSDET BIT(5)89 #define AB8500_TURNONSTATUS_USBIDDETECT BIT(6)91 #define AB8500_RESETSTATUS_RESETN4500NSTATUS BIT(0)92 #define AB8500_RESETSTATUS_SWRESETN4500NSTATUS BIT(2)97 #define AB8500_SYSCLKREQSTATUS_SYSCLKREQ1STATUS BIT(0)[all …]
13 #define FUSB_REG_SWITCHES0_CC2_PU_EN BIT(7)14 #define FUSB_REG_SWITCHES0_CC1_PU_EN BIT(6)15 #define FUSB_REG_SWITCHES0_VCONN_CC2 BIT(5)16 #define FUSB_REG_SWITCHES0_VCONN_CC1 BIT(4)17 #define FUSB_REG_SWITCHES0_MEAS_CC2 BIT(3)18 #define FUSB_REG_SWITCHES0_MEAS_CC1 BIT(2)19 #define FUSB_REG_SWITCHES0_CC2_PD_EN BIT(1)20 #define FUSB_REG_SWITCHES0_CC1_PD_EN BIT(0)22 #define FUSB_REG_SWITCHES1_POWERROLE BIT(7)23 #define FUSB_REG_SWITCHES1_SPECREV1 BIT(6)[all …]
76 #define LP873X_BUCK0_CTRL_1_BUCK0_FPWM BIT(3)77 #define LP873X_BUCK0_CTRL_1_BUCK0_RDIS_EN BIT(2)78 #define LP873X_BUCK0_CTRL_1_BUCK0_EN_PIN_CTRL BIT(1)79 #define LP873X_BUCK0_CTRL_1_BUCK0_EN BIT(0)84 #define LP873X_BUCK1_CTRL_1_BUCK1_FPWM BIT(3)85 #define LP873X_BUCK1_CTRL_1_BUCK1_RDIS_EN BIT(2)86 #define LP873X_BUCK1_CTRL_1_BUCK1_EN_PIN_CTRL BIT(1)87 #define LP873X_BUCK1_CTRL_1_BUCK1_EN BIT(0)96 #define LP873X_LDO0_CTRL_LDO0_RDIS_EN BIT(2)97 #define LP873X_LDO0_CTRL_LDO0_EN_PIN_CTRL BIT(1)[all …]
96 #define LP87565_BUCK_CTRL_1_EN BIT(7)97 #define LP87565_BUCK_CTRL_1_EN_PIN_CTRL BIT(6)100 #define LP87565_BUCK_CTRL_1_ROOF_FLOOR_EN BIT(3)101 #define LP87565_BUCK_CTRL_1_RDIS_EN BIT(2)102 #define LP87565_BUCK_CTRL_1_FPWM BIT(1)104 #define LP87565_BUCK_CTRL_1_FPWM_MP_0_2 BIT(0)118 #define LP87565_RESET_SW_RESET BIT(0)120 #define LP87565_CONFIG_DOUBLE_DELAY BIT(7)121 #define LP87565_CONFIG_CLKIN_PD BIT(6)122 #define LP87565_CONFIG_EN4_PD BIT(5)[all …]
83 # define IRQSTATUS_LATCHED_MSG BIT(0)84 # define IRQSTATUS_LATCHED_IO BIT(1)85 # define IRQSTATUS_LATCHED_CD BIT(2)86 # define IRQSTATUS_LATCHED_BUS_FREE BIT(3)87 # define IRQSTATUS_RESELECT_OCCUER BIT(4)88 # define IRQSTATUS_PHASE_CHANGE_IRQ BIT(5)89 # define IRQSTATUS_SCSIRESET_IRQ BIT(6)90 # define IRQSTATUS_TIMER_IRQ BIT(7)91 # define IRQSTATUS_FIFO_SHLD_IRQ BIT(8)92 # define IRQSTATUS_PCI_IRQ BIT(9)[all …]
257 #define DAR_IRQSTS1_RX_FRM_PEND BIT(7)258 #define DAR_IRQSTS1_PLL_UNLOCK_IRQ BIT(6)259 #define DAR_IRQSTS1_FILTERFAIL_IRQ BIT(5)260 #define DAR_IRQSTS1_RXWTRMRKIRQ BIT(4)261 #define DAR_IRQSTS1_CCAIRQ BIT(3)262 #define DAR_IRQSTS1_RXIRQ BIT(2)263 #define DAR_IRQSTS1_TXIRQ BIT(1)264 #define DAR_IRQSTS1_SEQIRQ BIT(0)267 #define DAR_IRQSTS2_CRCVALID BIT(7)268 #define DAR_IRQSTS2_CCA BIT(6)[all …]
137 .mask = BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) |138 BIT(6) | BIT(7) | BIT(8) | BIT(9) | BIT(10) | BIT(11) |139 BIT(12) | BIT(13) | BIT(14) | BIT(15) | BIT(16) |140 BIT(17) | BIT(18),143 .mask = BIT(31),151 .funcmask = BIT(4),161 .mask = BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5) |162 BIT(6) | BIT(7) | BIT(8) | BIT(9) | BIT(10) | BIT(11) |163 BIT(12) | BIT(13) | BIT(14) | BIT(15) | BIT(16) |164 BIT(17) | BIT(18),[all …]
26 #define BIT_FD_GMM BIT(3)27 #define BIT_FD_ISH BIT(4)32 #define BIT_LPC_CLOCK_RUN BIT(4)33 #define BIT_SHARED_IRQ_GPSC BIT(5)34 #define BIT_ORED_DEDICATED_IRQ_GPSS BIT(18)35 #define BIT_ORED_DEDICATED_IRQ_GPSC BIT(19)36 #define BIT_SHARED_IRQ_GPSS BIT(20)56 #define PMC_PSS_BIT_GBE BIT(0)57 #define PMC_PSS_BIT_SATA BIT(1)58 #define PMC_PSS_BIT_HDA BIT(2)[all …]
125 #define DETECT_UTIL BIT(7) /* utility of HDMI level */126 #define DETECT_HPD BIT(6) /* HPD of HDMI level */127 #define DETECT_5V_SEL BIT(2) /* 5V present on selected input */128 #define DETECT_5V_B BIT(1) /* 5V present on input B */129 #define DETECT_5V_A BIT(0) /* 5V present on input A */132 #define INPUT_SEL_RST_FMT BIT(7) /* 1=reset format measurement */133 #define INPUT_SEL_RST_VDP BIT(2) /* 1=reset video data path */134 #define INPUT_SEL_OUT_MODE BIT(1) /* 0=loop 1=bypass */135 #define INPUT_SEL_B BIT(0) /* 0=inputA 1=inputB */148 #define SVC_MODE_RAMP BIT(3) /* 0=colorbar 1=ramp */[all …]
68 #define MAC0_ON BIT(7)69 #define MAC1_ON BIT(0)70 #define MAC0_READY BIT(0)71 #define MAC1_READY BIT(0)417 #define RATE_1M BIT(0)418 #define RATE_2M BIT(1)419 #define RATE_5_5M BIT(2)420 #define RATE_11M BIT(3)422 #define RATE_6M BIT(4)423 #define RATE_9M BIT(5)[all …]
18 #define RDES0_PAYLOAD_CSUM_ERR BIT(0)19 #define RDES0_CRC_ERROR BIT(1)20 #define RDES0_DRIBBLING BIT(2)21 #define RDES0_MII_ERROR BIT(3)22 #define RDES0_RECEIVE_WATCHDOG BIT(4)23 #define RDES0_FRAME_TYPE BIT(5)24 #define RDES0_COLLISION BIT(6)25 #define RDES0_IPC_CSUM_ERROR BIT(7)26 #define RDES0_LAST_DESCRIPTOR BIT(8)27 #define RDES0_FIRST_DESCRIPTOR BIT(9)[all …]
28 #define XGMAC_CONFIG_JD BIT(16)29 #define XGMAC_CONFIG_TE BIT(0)32 #define XGMAC_CONFIG_ARPEN BIT(31)38 #define XGMAC_CONFIG_S2KP BIT(11)39 #define XGMAC_CONFIG_LM BIT(10)40 #define XGMAC_CONFIG_IPC BIT(9)41 #define XGMAC_CONFIG_JE BIT(8)42 #define XGMAC_CONFIG_WD BIT(7)43 #define XGMAC_CONFIG_GPSLCE BIT(6)44 #define XGMAC_CONFIG_CST BIT(2)[all …]
302 #define RXDMA_AGG_EN BIT(7)308 #define ISO_MD2PP BIT(0)309 #define ISO_PA2PCIE BIT(3)310 #define ISO_PLL2MD BIT(4)311 #define ISO_PWC_DV2RP BIT(11)312 #define ISO_PWC_RV2RP BIT(12)315 #define FEN_MREGEN BIT(15)316 #define FEN_DCORE BIT(11)317 #define FEN_CPUEN BIT(10)319 #define PAD_HWPD_IDN BIT(22)[all …]
18 #define TW5864_EMU_EN_DDR BIT(0)20 #define TW5864_EMU_EN_ME BIT(1)22 #define TW5864_EMU_EN_SEN BIT(2)24 #define TW5864_EMU_EN_BHOST BIT(3)26 #define TW5864_EMU_EN_LPF BIT(4)28 #define TW5864_EMU_EN_PLBK BIT(5)38 #define TW5864_DSP_FRAME_TYPE_D1 BIT(6)45 #define TW5864_VLC_SLICE_END BIT(0)47 #define TW5864_MAS_SLICE_END BIT(4)49 #define TW5864_START_NSLICE BIT(15)[all …]
