Home
last modified time | relevance | path

Searched refs:APBC_RTC (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/arch/arm/mach-mmp/
Dclock-pxa910.c27 #define APBC_RTC APBC_REG(0x028) macro
Dclock-pxa168.c25 #define APBC_RTC APBC_REG(0x028) macro
Dclock-mmp2.c18 #define APBC_RTC APBC_REG(0x000) macro
/Linux-v5.4/drivers/clk/mmp/
Dclk-of-pxa168.c25 #define APBC_RTC 0x28 macro
147 …{PXA168_CLK_RTC, "rtc_clk", "clk32", CLK_SET_RATE_PARENT, APBC_RTC, 0x83, 0x83, 0x0, MMP_CLK_GATE_…
Dclk-of-pxa910.c25 #define APBC_RTC 0x28 macro
145 …{PXA910_CLK_RTC, "rtc_clk", "clk32", CLK_SET_RATE_PARENT, APBC_RTC, 0x83, 0x83, 0x0, MMP_CLK_GATE_…
Dclk-pxa910.c22 #define APBC_RTC 0x28 macro
185 apbc_base + APBC_RTC, 10, 0, &clk_lock); in pxa910_clk_init()
Dclk-of-mmp2.c25 #define APBC_RTC 0x0 macro
162 …{MMP2_CLK_RTC, "rtc_clk", "clk32", CLK_SET_RATE_PARENT, APBC_RTC, 0x87, 0x83, 0x0, MMP_CLK_GATE_NE…
Dclk-pxa168.c22 #define APBC_RTC 0x28 macro
180 apbc_base + APBC_RTC, 10, 0, &clk_lock); in pxa168_clk_init()
Dclk-mmp2.c23 #define APBC_RTC 0x0 macro
226 apbc_base + APBC_RTC, 10, 0, &clk_lock); in mmp2_clk_init()