| /Linux-v5.15/drivers/gpu/drm/kmb/ |
| D | kmb_plane.c | 73 int plane_id = kmb_plane->id; in check_pixel_format() local
77 init_disp_cfg = kmb->init_disp_cfg[plane_id]; in check_pixel_format()
99 int plane_id = kmb_plane->id; in kmb_plane_atomic_check() local
107 init_disp_cfg = kmb->init_disp_cfg[plane_id]; in kmb_plane_atomic_check()
146 int plane_id = kmb_plane->id; in kmb_plane_atomic_disable() local
151 if (WARN_ON(plane_id >= KMB_MAX_PLANES)) in kmb_plane_atomic_disable()
154 switch (plane_id) { in kmb_plane_atomic_disable()
156 kmb->plane_status[plane_id].ctrl = LCD_CTRL_VL1_ENABLE; in kmb_plane_atomic_disable()
159 kmb->plane_status[plane_id].ctrl = LCD_CTRL_VL2_ENABLE; in kmb_plane_atomic_disable()
162 kmb->plane_status[plane_id].ctrl = LCD_CTRL_GL1_ENABLE; in kmb_plane_atomic_disable()
[all …]
|
| D | kmb_drv.c | 203 int plane_id, dma0_state, dma1_state; in handle_lcd_irq() local
219 for (plane_id = LAYER_0; in handle_lcd_irq()
220 plane_id < KMB_MAX_PLANES; plane_id++) { in handle_lcd_irq()
221 if (kmb->plane_status[plane_id].disable) { in handle_lcd_irq()
224 (plane_id), in handle_lcd_irq()
228 kmb->plane_status[plane_id].ctrl); in handle_lcd_irq()
243 kmb->plane_status[plane_id].disable = false; in handle_lcd_irq()
|
| /Linux-v5.15/drivers/gpu/drm/i915/display/ |
| D | skl_universal_plane.c | 285 enum plane_id plane_id) in icl_is_nv12_y_plane() argument
288 icl_nv12_y_plane_mask(dev_priv) & BIT(plane_id); in icl_is_nv12_y_plane()
291 bool icl_is_hdr_plane(struct drm_i915_private *dev_priv, enum plane_id plane_id) in icl_is_hdr_plane() argument
294 icl_hdr_plane_mask() & BIT(plane_id); in icl_is_hdr_plane()
546 enum plane_id plane_id = plane->id; in icl_program_input_csc() local
588 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 0), in icl_program_input_csc()
590 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 1), in icl_program_input_csc()
592 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 2), in icl_program_input_csc()
594 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 3), in icl_program_input_csc()
596 intel_de_write_fw(dev_priv, PLANE_INPUT_CSC_COEFF(pipe, plane_id, 4), in icl_program_input_csc()
[all …]
|
| D | skl_universal_plane.h | 17 enum plane_id;
21 enum pipe pipe, enum plane_id plane_id);
32 enum plane_id plane_id);
33 bool icl_is_hdr_plane(struct drm_i915_private *dev_priv, enum plane_id plane_id);
|
| D | intel_sprite.c | 126 enum plane_id plane_id = plane->id; in chv_update_csc() local
157 intel_de_write_fw(dev_priv, SPCSCYGOFF(plane_id), in chv_update_csc()
159 intel_de_write_fw(dev_priv, SPCSCCBOFF(plane_id), in chv_update_csc()
161 intel_de_write_fw(dev_priv, SPCSCCROFF(plane_id), in chv_update_csc()
164 intel_de_write_fw(dev_priv, SPCSCC01(plane_id), in chv_update_csc()
166 intel_de_write_fw(dev_priv, SPCSCC23(plane_id), in chv_update_csc()
168 intel_de_write_fw(dev_priv, SPCSCC45(plane_id), in chv_update_csc()
170 intel_de_write_fw(dev_priv, SPCSCC67(plane_id), in chv_update_csc()
172 intel_de_write_fw(dev_priv, SPCSCC8(plane_id), SPCSC_C0(csc[8])); in chv_update_csc()
174 intel_de_write_fw(dev_priv, SPCSCYGICLAMP(plane_id), in chv_update_csc()
[all …]
|
| D | intel_atomic_plane.c | 373 intel_crtc_get_plane(struct intel_crtc *crtc, enum plane_id plane_id) in intel_crtc_get_plane() argument
379 if (plane->id == plane_id) in intel_crtc_get_plane()
443 enum plane_id plane_id = plane->id; in skl_next_plane_to_commit() local
446 !(*update_mask & BIT(plane_id))) in skl_next_plane_to_commit()
449 if (skl_ddb_allocation_overlaps(&crtc_state->wm.skl.plane_ddb_y[plane_id], in skl_next_plane_to_commit()
451 I915_MAX_PLANES, plane_id) || in skl_next_plane_to_commit()
452 skl_ddb_allocation_overlaps(&crtc_state->wm.skl.plane_ddb_uv[plane_id], in skl_next_plane_to_commit()
454 I915_MAX_PLANES, plane_id)) in skl_next_plane_to_commit()
457 *update_mask &= ~BIT(plane_id); in skl_next_plane_to_commit()
458 entries_y[plane_id] = crtc_state->wm.skl.plane_ddb_y[plane_id]; in skl_next_plane_to_commit()
[all …]
|
| D | intel_bw.c | 439 enum plane_id plane_id; in intel_bw_crtc_data_rate() local
441 for_each_plane_id_on_crtc(crtc, plane_id) { in intel_bw_crtc_data_rate()
446 if (plane_id == PLANE_CURSOR) in intel_bw_crtc_data_rate()
449 data_rate += crtc_state->data_rate[plane_id]; in intel_bw_crtc_data_rate()
546 enum plane_id plane_id; in skl_bw_calc_min_cdclk() local
562 for_each_plane_id_on_crtc(crtc, plane_id) { in skl_bw_calc_min_cdclk()
564 &crtc_state->wm.skl.plane_ddb_y[plane_id]; in skl_bw_calc_min_cdclk()
566 &crtc_state->wm.skl.plane_ddb_uv[plane_id]; in skl_bw_calc_min_cdclk()
567 unsigned int data_rate = crtc_state->data_rate[plane_id]; in skl_bw_calc_min_cdclk()
|
| D | intel_display_debugfs.c | 1210 enum plane_id plane_id; in i915_ddb_info() local
1214 for_each_plane_id_on_crtc(crtc, plane_id) { in i915_ddb_info()
1215 entry = &crtc_state->wm.skl.plane_ddb_y[plane_id]; in i915_ddb_info()
1216 seq_printf(m, " Plane%-8d%8u%8u%8u\n", plane_id + 1, in i915_ddb_info()
|
| D | intel_display.h | 174 enum plane_id { enum
|
| D | intel_display_types.h | 1331 enum plane_id id;
|
| /Linux-v5.15/drivers/gpu/drm/i915/ |
| D | intel_pm.c | 1105 static int g4x_plane_fifo_size(enum plane_id plane_id, int level) in g4x_plane_fifo_size() argument
1121 switch (plane_id) { in g4x_plane_fifo_size()
1129 MISSING_CASE(plane_id); in g4x_plane_fifo_size()
1209 int level, enum plane_id plane_id, u16 value) in g4x_raw_plane_wm_set() argument
1217 dirty |= raw->plane[plane_id] != value; in g4x_raw_plane_wm_set()
1218 raw->plane[plane_id] = value; in g4x_raw_plane_wm_set()
1253 enum plane_id plane_id = plane->id; in g4x_raw_plane_wm_compute() local
1258 dirty |= g4x_raw_plane_wm_set(crtc_state, 0, plane_id, 0); in g4x_raw_plane_wm_compute()
1259 if (plane_id == PLANE_PRIMARY) in g4x_raw_plane_wm_compute()
1269 max_wm = g4x_plane_fifo_size(plane_id, level); in g4x_raw_plane_wm_compute()
[all …]
|
| D | intel_pm.h | 56 enum plane_id plane_id,
59 enum plane_id plane_id);
|
| D | i915_reg.h | 7060 #define _VLV_SPR(pipe, plane_id, reg_a, reg_b) \ argument
7061 _PIPE((pipe) * 2 + (plane_id) - PLANE_SPRITE0, (reg_a), (reg_b))
7062 #define _MMIO_VLV_SPR(pipe, plane_id, reg_a, reg_b) \ argument
7063 _MMIO(_VLV_SPR((pipe), (plane_id), (reg_a), (reg_b)))
7065 #define SPCNTR(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACNTR, _SPBCNTR) argument
7066 #define SPLINOFF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPALINOFF, _SPBLINOFF) argument
7067 #define SPSTRIDE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASTRIDE, _SPBSTRIDE) argument
7068 #define SPPOS(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAPOS, _SPBPOS) argument
7069 #define SPSIZE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASIZE, _SPBSIZE) argument
7070 #define SPKEYMINVAL(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMINVAL, _SPBKEYMINVAL) argument
[all …]
|
| D | i915_drv.h | 1289 #define INTEL_FRONTBUFFER(pipe, plane_id) ({ \ argument
1292 BIT((plane_id) + INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)); \
|
| /Linux-v5.15/drivers/gpu/drm/sti/ |
| D | sti_mixer.c | 239 int plane_id, depth = plane->drm_plane.state->normalized_zpos; in sti_mixer_set_plane_depth() local
245 plane_id = GAM_DEPTH_GDP0_ID; in sti_mixer_set_plane_depth()
248 plane_id = GAM_DEPTH_GDP1_ID; in sti_mixer_set_plane_depth()
251 plane_id = GAM_DEPTH_GDP2_ID; in sti_mixer_set_plane_depth()
254 plane_id = GAM_DEPTH_GDP3_ID; in sti_mixer_set_plane_depth()
257 plane_id = GAM_DEPTH_VID0_ID; in sti_mixer_set_plane_depth()
271 if ((val & mask) == plane_id << (3 * i)) in sti_mixer_set_plane_depth()
276 plane_id = plane_id << (3 * depth); in sti_mixer_set_plane_depth()
281 plane_id, mask); in sti_mixer_set_plane_depth()
284 val |= plane_id; in sti_mixer_set_plane_depth()
|
| /Linux-v5.15/drivers/gpu/drm/i915/gvt/ |
| D | dmabuf.c | 267 int plane_id) in vgpu_get_plane_info() argument
275 if (plane_id == DRM_PLANE_TYPE_PRIMARY) { in vgpu_get_plane_info()
305 } else if (plane_id == DRM_PLANE_TYPE_CURSOR) { in vgpu_get_plane_info()
327 gvt_vgpu_err("invalid plane id:%d\n", plane_id); in vgpu_get_plane_info()
|
| D | handlers.c | 1052 enum plane_id plane = REG_50080_TO_PLANE(offset); in reg50080_mmio_write()
|
| /Linux-v5.15/drivers/gpu/drm/msm/disp/dpu1/ |
| D | dpu_trace.h | 637 TP_PROTO(uint32_t crtc_id, uint32_t plane_id,
641 TP_ARGS(crtc_id, plane_id, state, pstate, stage_idx, sspp,
645 __field( uint32_t, plane_id )
659 __entry->plane_id = plane_id;
675 __entry->crtc_id, __entry->plane_id, __entry->fb_id,
|
| /Linux-v5.15/include/uapi/drm/ |
| D | drm_mode.h | 297 __u32 plane_id; member
334 __u32 plane_id; member
|
| D | i915_drm.h | 1722 __u32 plane_id; member
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| D | amdgpu_dm_trace.h | 226 __field(uint32_t, plane_id)
255 __entry->plane_id = state->plane->base.id;
290 __entry->plane_id, __entry->plane_type, __entry->plane_state,
|
| D | amdgpu_dm.c | 3634 struct amdgpu_mode_info *mode_info, int plane_id, in initialize_plane() argument
3655 possible_crtcs = 1 << plane_id; in initialize_plane()
3656 if (plane_id >= dm->dc->caps.max_streams) in initialize_plane()
3668 mode_info->planes[plane_id] = plane; in initialize_plane()
|
| /Linux-v5.15/drivers/gpu/drm/ |
| D | drm_plane.c | 694 plane = drm_plane_find(dev, file_priv, plane_resp->plane_id); in drm_mode_getplane()
714 plane_resp->plane_id = plane->base.id; in drm_mode_getplane()
974 plane = drm_plane_find(dev, file_priv, plane_req->plane_id); in drm_mode_setplane()
977 plane_req->plane_id); in drm_mode_setplane()
|
| /Linux-v5.15/tools/include/uapi/drm/ |
| D | i915_drm.h | 1722 __u32 plane_id; member
|
| /Linux-v5.15/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_hw_sequencer.c | 668 int plane_id) in power_on_plane() argument
676 hws->funcs.dpp_pg_control(hws, plane_id, true); in power_on_plane()
679 hws->funcs.hubp_pg_control(hws, plane_id, true); in power_on_plane()
684 "Un-gated front end for pipe %d\n", plane_id); in power_on_plane()
|
