Home
last modified time | relevance | path

Searched refs:latch (Results 1 – 25 of 40) sorted by relevance

12

/Linux-v5.15/Documentation/driver-api/surface_aggregator/clients/
Ddtx.rst58 The latch mechanism has two major states: *open* and *closed*. In the
62 The latch can additionally be locked and, correspondingly, unlocked, which
66 documentation for the detachment procedure below. By default, the latch is
82 instructions/commands. In case the latch is unlocked, the led will flash
83 green. If the latch has been locked, the led will be solid red
93 - If the latch is unlocked, the EC will open the latch and the clipboard
98 - If the latch is locked, the EC will *not* open the latch, meaning the
111 latch, after which the user can separate clipboard and base.
113 As this changes the latch state, a *latch-status* event
114 (``SDTX_EVENT_LATCH_STATUS``) will be sent once the latch has been opened
[all …]
/Linux-v5.15/drivers/clk/ti/
Dmux.c89 ti_clk_latch(&mux->reg, mux->latch); in ti_clk_mux_set_parent()
133 s8 latch, u8 clk_mux_flags, u32 *table) in _register_mux() argument
154 mux->latch = latch; in _register_mux()
182 s32 latch = -EINVAL; in of_mux_clk_setup() local
201 of_property_read_u32(node, "ti,latch-bit", &latch); in of_mux_clk_setup()
217 flags, &reg, shift, mask, latch, clk_mux_flags, in of_mux_clk_setup()
241 mux->latch = -EINVAL; in ti_clk_build_component_mux()
Dclk.c296 u32 latch; in ti_clk_latch() local
301 latch = 1 << shift; in ti_clk_latch()
303 ti_clk_ll_ops->clk_rmw(latch, latch, reg); in ti_clk_latch()
304 ti_clk_ll_ops->clk_rmw(0, latch, reg); in ti_clk_latch()
Dclock.h24 s8 latch; member
40 s8 latch; member
Ddivider.c269 ti_clk_latch(&divider->reg, divider->latch); in ti_clk_divider_set_rate()
498 div->latch = val; in ti_clk_divider_populate()
500 div->latch = -EINVAL; in ti_clk_divider_populate()
/Linux-v5.15/Documentation/devicetree/bindings/gpio/
Dgpio-eic-sprd.txt6 controller contains 4 sub-modules: EIC-debounce, EIC-latch, EIC-async and
19 The EIC-latch sub-module is used to latch some special power down signals
20 and generate interrupts, since the EIC-latch does not depend on the APB
33 "sprd,sc9860-eic-latch",
59 compatible = "sprd,sc9860-eic-latch";
/Linux-v5.15/drivers/pcmcia/
Dtcic.c532 u_char latch, sstat; in tcic_interrupt() local
550 latch = sstat ^ socket_table[psock].last_sstat; in tcic_interrupt()
556 if (latch == 0) in tcic_interrupt()
558 events = (latch & TCIC_SSTAT_CD) ? SS_DETECT : 0; in tcic_interrupt()
559 events |= (latch & TCIC_SSTAT_WP) ? SS_WRPROT : 0; in tcic_interrupt()
561 events |= (latch & TCIC_SSTAT_LBAT1) ? SS_STSCHG : 0; in tcic_interrupt()
563 events |= (latch & TCIC_SSTAT_RDY) ? SS_READY : 0; in tcic_interrupt()
564 events |= (latch & TCIC_SSTAT_LBAT1) ? SS_BATDEAD : 0; in tcic_interrupt()
565 events |= (latch & TCIC_SSTAT_LBAT2) ? SS_BATWARN : 0; in tcic_interrupt()
/Linux-v5.15/Documentation/devicetree/bindings/clock/
Darmada3700-xtal-clock.txt4 reading the gpio latch register.
7 of the GPIO block where the gpio latch is located.
/Linux-v5.15/drivers/clocksource/
Dtimer-ixp4xx.c50 u32 latch; member
140 val = tmr->latch & ~IXP4XX_OST_RELOAD_MASK; in ixp4xx_set_periodic()
182 tmr->latch = DIV_ROUND_CLOSEST(timer_freq, in ixp4xx_timer_register()
/Linux-v5.15/kernel/time/
Dclockevents.c32 static u64 cev_delta2ns(unsigned long latch, struct clock_event_device *evt, in cev_delta2ns() argument
35 u64 clc = (u64) latch << evt->shift; in cev_delta2ns()
46 if ((clc >> evt->shift) != (u64)latch) in cev_delta2ns()
85 u64 clockevent_delta2ns(unsigned long latch, struct clock_event_device *evt) in clockevent_delta2ns() argument
87 return cev_delta2ns(latch, evt, false); in clockevent_delta2ns()
/Linux-v5.15/arch/x86/kernel/
Dtsc.c389 static unsigned long pit_calibrate_tsc(u32 latch, unsigned long ms, int loopmin) in pit_calibrate_tsc() argument
418 outb(latch & 0xff, 0x42); in pit_calibrate_tsc()
419 outb(latch >> 8, 0x42); in pit_calibrate_tsc()
721 unsigned long flags, latch, ms; in pit_hpet_ptimer_calibrate_cpu() local
750 latch = CAL_LATCH; in pit_hpet_ptimer_calibrate_cpu()
765 tsc_pit_khz = pit_calibrate_tsc(latch, ms, loopmin); in pit_hpet_ptimer_calibrate_cpu()
811 latch = CAL2_LATCH; in pit_hpet_ptimer_calibrate_cpu()
/Linux-v5.15/Documentation/devicetree/bindings/mtd/
Dfsl-upm-nand.txt6 - fsl,upm-addr-offset : UPM pattern offset for the address latch.
7 - fsl,upm-cmd-offset : UPM pattern offset for the command latch.
Datmel-nand.txt135 - atmel,nand-addr-offset : offset for the address latch.
136 - atmel,nand-cmd-offset : offset for the command latch.
/Linux-v5.15/arch/arm/boot/dts/
Ddra76x.dtsi94 ti,latch-bit=<26>;
105 ti,latch-bit=<26>;
/Linux-v5.15/Documentation/devicetree/bindings/clock/ti/
Dmux.txt51 - ti,latch-bit : latch the mux value to HW, only needed if the register
Ddivider.txt78 - ti,latch-bit : latch the divider value to HW, only needed if the register
/Linux-v5.15/drivers/platform/surface/
Dsurface_dtx.c319 u8 latch; in sdtx_ioctl_get_latch_status() local
324 status = ssam_retry(ssam_bas_get_latch_status, ddev->ctrl, &latch); in sdtx_ioctl_get_latch_status()
328 return put_user(sdtx_translate_latch_status(ddev, latch), buf); in sdtx_ioctl_get_latch_status()
879 u8 mode, latch; in sdtx_device_state_workfn() local
907 status = ssam_retry(ssam_bas_get_latch_status, ddev->ctrl, &latch); in sdtx_device_state_workfn()
930 __sdtx_device_state_update_latch(ddev, latch); in sdtx_device_state_workfn()
/Linux-v5.15/Documentation/hwmon/
Dadm9240.rst178 a 20 ms active low pulse to reset an external Chassis Intrusion latch.
180 Clear the CI latch by writing value 0 to the sysfs intrusion0_alarm file.
200 that alarm bits may be cleared on read, user-space may latch alarms and
/Linux-v5.15/include/linux/
Dclockchips.h182 extern u64 clockevent_delta2ns(unsigned long latch, struct clock_event_device *evt);
/Linux-v5.15/Documentation/virt/kvm/devices/
Darm-vgic-v3.rst149 here is that of the latch which is set by ISPENDR and cleared by ICPENDR or
151 ISPENDR is the logical OR of the latch value and the input line level.
153 Raw access to the latch state is provided to userspace so that it can save
155 combination of the current input line level and the latch state, and cannot
/Linux-v5.15/drivers/md/
Ddm.c116 int latch = READ_ONCE(swap_bios); in get_swap_bios() local
117 if (unlikely(latch <= 0)) in get_swap_bios()
118 latch = DEFAULT_SWAP_BIOS; in get_swap_bios()
119 return latch; in get_swap_bios()
1170 static noinline void __set_swap_bios_limit(struct mapped_device *md, int latch) in __set_swap_bios_limit() argument
1173 while (latch < md->swap_bios) { in __set_swap_bios_limit()
1178 while (latch > md->swap_bios) { in __set_swap_bios_limit()
1207 int latch = get_swap_bios(); in __map_bio() local
1208 if (unlikely(latch != md->swap_bios)) in __map_bio()
1209 __set_swap_bios_limit(md, latch); in __map_bio()
/Linux-v5.15/kernel/printk/
Dprintk.c371 seqcount_latch_t latch; member
381 .latch = SEQCNT_LATCH_ZERO(clear_seq.latch),
441 raw_write_seqcount_latch(&ls->latch); in latched_seq_write()
443 raw_write_seqcount_latch(&ls->latch); in latched_seq_write()
455 seq = raw_read_seqcount_latch(&ls->latch); in latched_seq_read_nolock()
458 } while (read_seqcount_latch_retry(&ls->latch, seq)); in latched_seq_read_nolock()
/Linux-v5.15/Documentation/devicetree/bindings/pinctrl/
Dmarvell,armada-37xx-pinctrl.txt6 Inside this set of register the gpio latch allows exposing some
/Linux-v5.15/drivers/staging/fbtft/
Dfbtft.h213 struct gpio_desc *latch; member
/Linux-v5.15/drivers/usb/phy/
Dphy-isp1301-omap.c1080 u8 latch = isp1301_get_u8(isp, ISP1301_INTERRUPT_LATCH); in isp1301_clear_latch() local
1081 isp1301_clear_bits(isp, ISP1301_INTERRUPT_LATCH, latch); in isp1301_clear_latch()
1082 return latch; in isp1301_clear_latch()

12