Home
last modified time | relevance | path

Searched refs:intel_de_wait_for_set (Results 1 – 15 of 15) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/i915/display/
Dintel_de.h46 intel_de_wait_for_set(struct drm_i915_private *i915, i915_reg_t reg, in intel_de_wait_for_set() function
Dvlv_dsi.c89 if (intel_de_wait_for_set(dev_priv, MIPI_GEN_FIFO_STAT(port), in vlv_dsi_wait_for_fifo_empty()
184 if (intel_de_wait_for_set(dev_priv, MIPI_INTR_STAT(port), in intel_dsi_host_transfer()
244 if (intel_de_wait_for_set(dev_priv, MIPI_INTR_STAT(port), mask, 100)) in dpi_send_cmd()
362 if (intel_de_wait_for_set(dev_priv, MIPI_CTRL(port), in glk_dsi_enable_io()
385 if (intel_de_wait_for_set(dev_priv, MIPI_CTRL(port), in glk_dsi_device_ready()
435 if (intel_de_wait_for_set(dev_priv, MIPI_CTRL(port), in glk_dsi_device_ready()
443 if (intel_de_wait_for_set(dev_priv, BXT_MIPI_PORT_CTRL(port), in glk_dsi_device_ready()
Dintel_hdcp.c327 if (intel_de_wait_for_set(dev_priv, HDCP_REP_CTL, HDCP_SHA1_READY, 1)) { in intel_write_sha_text()
606 if (intel_de_wait_for_set(dev_priv, HDCP_REP_CTL, in intel_hdcp_validate_v_prime()
754 if (intel_de_wait_for_set(dev_priv, in intel_hdcp_auth()
849 if (intel_de_wait_for_set(dev_priv, in intel_hdcp_auth()
1794 ret = intel_de_wait_for_set(dev_priv, in hdcp2_enable_encryption()
Dvlv_dsi_pll.c536 if (intel_de_wait_for_set(dev_priv, BXT_DSI_PLL_ENABLE, in bxt_dsi_pll_enable()
Dintel_cdclk.c985 if (intel_de_wait_for_set(dev_priv, LCPLL1_CTL, LCPLL_PLL_LOCK, 5)) in skl_dpll0_enable()
1494 if (intel_de_wait_for_set(dev_priv, in bxt_de_pll_enable()
1525 if (intel_de_wait_for_set(dev_priv, BXT_DE_PLL_ENABLE, BXT_DE_PLL_LOCK, 1)) in icl_cdclk_pll_enable()
1545 if (intel_de_wait_for_set(dev_priv, BXT_DE_PLL_ENABLE, in adlp_cdclk_pll_crawl()
Dintel_snps_phy.c735 if (intel_de_wait_for_set(dev_priv, enable_reg, PLL_LOCK, 5)) in intel_mpllb_enable()
Dintel_lvds.c322 if (intel_de_wait_for_set(dev_priv, PP_STATUS(0), PP_ON, 5000)) in intel_enable_lvds()
Dintel_dpll.c1461 if (intel_de_wait_for_set(dev_priv, DPLL(pipe), DPLL_LOCK_VLV, 1)) in _vlv_enable_pll()
1511 if (intel_de_wait_for_set(dev_priv, DPLL(pipe), DPLL_LOCK_VLV, 1)) in _chv_enable_pll()
Dintel_display_power.c360 if (intel_de_wait_for_set(dev_priv, regs->driver, in hsw_wait_for_power_well_enable()
420 intel_de_wait_for_set(dev_priv, SKL_FUSE_STATUS, in gen9_wait_for_power_well_fuses()
644 if (intel_de_wait_for_set(dev_priv, DKL_CMN_UC_DW_27(tc_port), in icl_tc_phy_aux_power_well_enable()
1658 if (intel_de_wait_for_set(dev_priv, DISPLAY_PHY_STATUS, in chv_dpio_cmn_power_well_enable()
5468 if (intel_de_wait_for_set(dev_priv, LCPLL_CTL, LCPLL_PLL_LOCK, 5)) in hsw_restore_lcpll()
Dintel_dp_mst.c344 if (intel_de_wait_for_set(i915, dp_tp_status_reg(encoder, crtc_state), in wait_for_act_sent()
Dintel_dpio_phy.c351 if (intel_de_wait_for_set(dev_priv, BXT_PORT_REF_DW3(phy), in bxt_phy_wait_grc_done()
Dintel_dpll_mgr.c1226 if (intel_de_wait_for_set(dev_priv, DPLL_STATUS, DPLL_LOCK(id), 5)) in skl_ddi_pll_enable()
3718 if (intel_de_wait_for_set(dev_priv, enable_reg, PLL_POWER_STATE, 1)) in icl_pll_power_enable()
3734 if (intel_de_wait_for_set(dev_priv, enable_reg, PLL_LOCK, 1)) in icl_pll_enable()
Dicl_dsi.c1066 if (intel_de_wait_for_set(dev_priv, PIPECONF(dsi_trans), in gen11_dsi_enable_transcoder()
Dintel_display.c849 if (intel_de_wait_for_set(dev_priv, reg, TRANS_STATE_ENABLE, 100)) in ilk_enable_pch_transcoder()
881 if (intel_de_wait_for_set(dev_priv, LPT_TRANSCONF, in lpt_enable_pch_transcoder()
2714 if (intel_de_wait_for_set(dev_priv, IPS_CTL, IPS_ENABLE, 50)) in hsw_enable_ips()
Dintel_ddi.c3408 if (intel_de_wait_for_set(dev_priv, in intel_ddi_set_idle_link_train()