Home
last modified time | relevance | path

Searched refs:GCC_QUPV3_WRAP0_S1_CLK (Results 1 – 24 of 24) sorted by relevance

/Linux-v5.15/include/dt-bindings/clock/
Dqcom,gcc-sc7180.h70 #define GCC_QUPV3_WRAP0_S1_CLK 60 macro
Dqcom,gcc-sm6350.h84 #define GCC_QUPV3_WRAP0_S1_CLK 73 macro
Dqcom,gcc-sm6115.h102 #define GCC_QUPV3_WRAP0_S1_CLK 94 macro
Dqcom,gcc-sc7280.h82 #define GCC_QUPV3_WRAP0_S1_CLK 72 macro
Dqcom,gcc-sm6125.h144 #define GCC_QUPV3_WRAP0_S1_CLK 135 macro
Dqcom,gcc-sdm845.h80 #define GCC_QUPV3_WRAP0_S1_CLK 70 macro
Dqcom,gcc-sm8150.h93 #define GCC_QUPV3_WRAP0_S1_CLK 83 macro
Dqcom,gcc-sm8250.h99 #define GCC_QUPV3_WRAP0_S1_CLK 89 macro
Dqcom,gcc-sm8350.h92 #define GCC_QUPV3_WRAP0_S1_CLK 79 macro
Dqcom,gcc-sc8180x.h108 #define GCC_QUPV3_WRAP0_S1_CLK 98 macro
/Linux-v5.15/arch/arm64/boot/dts/qcom/
Dsc7180.dtsi837 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
857 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
875 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
Dsdm845.dtsi1196 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
1215 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
1231 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
Dsm8150.dtsi963 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
977 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
Dsm8250.dtsi846 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
862 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
/Linux-v5.15/drivers/clk/qcom/
Dgcc-sc7180.c2310 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sm6350.c2401 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sc7280.c3359 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sm6115.c3362 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sdm845.c3386 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sm8250.c3399 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sm8350.c3607 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sm8150.c3555 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sm6125.c4000 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
Dgcc-sc8180x.c4350 [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,