Home
last modified time | relevance | path

Searched refs:GCC_QUPV3_WRAP0_S0_CLK (Results 1 – 25 of 25) sorted by relevance

/Linux-v5.15/include/dt-bindings/clock/
Dqcom,gcc-sc7180.h68 #define GCC_QUPV3_WRAP0_S0_CLK 58 macro
Dqcom,gcc-sm6350.h82 #define GCC_QUPV3_WRAP0_S0_CLK 71 macro
Dqcom,gcc-sm6115.h100 #define GCC_QUPV3_WRAP0_S0_CLK 92 macro
Dqcom,gcc-sc7280.h80 #define GCC_QUPV3_WRAP0_S0_CLK 70 macro
Dqcom,gcc-sm6125.h142 #define GCC_QUPV3_WRAP0_S0_CLK 133 macro
Dqcom,gcc-sdm845.h78 #define GCC_QUPV3_WRAP0_S0_CLK 68 macro
Dqcom,gcc-sm8150.h91 #define GCC_QUPV3_WRAP0_S0_CLK 81 macro
Dqcom,gcc-sm8250.h97 #define GCC_QUPV3_WRAP0_S0_CLK 87 macro
Dqcom,gcc-sm8350.h90 #define GCC_QUPV3_WRAP0_S0_CLK 77 macro
Dqcom,gcc-sc8180x.h106 #define GCC_QUPV3_WRAP0_S0_CLK 96 macro
/Linux-v5.15/Documentation/devicetree/bindings/spi/
Dqcom,spi-geni-qcom.txt33 clocks = <&clock_gcc GCC_QUPV3_WRAP0_S0_CLK>;
/Linux-v5.15/arch/arm64/boot/dts/qcom/
Dsc7180.dtsi783 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
803 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
821 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
Dsdm845.dtsi1145 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
1164 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
1180 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
Dsm8150.dtsi935 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
949 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
Dsm8250.dtsi814 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
830 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
/Linux-v5.15/drivers/clk/qcom/
Dgcc-sc7180.c2308 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sm6350.c2399 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sc7280.c3357 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sm6115.c3360 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sdm845.c3384 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sm8250.c3397 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sm8350.c3605 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sm8150.c3553 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sm6125.c3998 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
Dgcc-sc8180x.c4348 [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,