| /Linux-v5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | mxgpu_vi.c | 81 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
212 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
242 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
|
| D | si.c | 536 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
635 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
733 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
813 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
893 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
|
| D | gfx_v8_0.c | 205 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
303 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
317 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
348 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
380 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
422 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
466 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
480 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
567 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
577 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
[all …]
|
| D | gfx_v7_0.c | 3530 tmp = RREG32(mmRLC_CGCG_CGLS_CTRL) & 0xfffffffc; in gfx_v7_0_rlc_resume()
3531 WREG32(mmRLC_CGCG_CGLS_CTRL, tmp); in gfx_v7_0_rlc_resume()
3585 orig = data = RREG32(mmRLC_CGCG_CGLS_CTRL); in gfx_v7_0_enable_cgcg()
3606 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v7_0_enable_cgcg()
3618 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v7_0_enable_cgcg()
|
| D | gfx_v9_0.c | 3079 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0); in gfx_v9_0_rlc_resume()
4919 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_update_coarse_grain_clock_gating()
4931 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v9_0_update_coarse_grain_clock_gating()
4940 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_update_coarse_grain_clock_gating()
4945 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v9_0_update_coarse_grain_clock_gating()
5123 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGCG_CGLS_CTRL)); in gfx_v9_0_get_clockgating_state()
|
| D | gfx_v10_0.c | 4980 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0); in gfx_v10_0_rlc_resume()
7464 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v10_0_update_coarse_grain_clock_gating()
7471 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v10_0_update_coarse_grain_clock_gating()
7480 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v10_0_update_coarse_grain_clock_gating()
7485 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v10_0_update_coarse_grain_clock_gating()
7660 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGCG_CGLS_CTRL)); in gfx_v10_0_get_clockgating_state()
|
| D | gfx_v6_0.c | 2566 orig = data = RREG32(mmRLC_CGCG_CGLS_CTRL); in gfx_v6_0_enable_cgcg()
2597 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v6_0_enable_cgcg()
|
| /Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_6_0_d.h | 1133 #define mmRLC_CGCG_CGLS_CTRL 0x3101 macro
|
| D | gfx_7_2_d.h | 1294 #define mmRLC_CGCG_CGLS_CTRL 0x3109 macro
|
| D | gfx_7_0_d.h | 1281 #define mmRLC_CGCG_CGLS_CTRL 0x3109 macro
|
| D | gfx_8_1_d.h | 1394 #define mmRLC_CGCG_CGLS_CTRL 0xec49 macro
|
| D | gfx_8_0_d.h | 1392 #define mmRLC_CGCG_CGLS_CTRL 0xec49 macro
|
| /Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_offset.h | 6045 #define mmRLC_CGCG_CGLS_CTRL … macro
|
| D | gc_9_2_1_offset.h | 6243 #define mmRLC_CGCG_CGLS_CTRL … macro
|
| D | gc_9_1_offset.h | 6267 #define mmRLC_CGCG_CGLS_CTRL … macro
|
| D | gc_10_1_0_offset.h | 9365 #define mmRLC_CGCG_CGLS_CTRL … macro
|
| D | gc_10_3_0_offset.h | 9189 #define mmRLC_CGCG_CGLS_CTRL … macro
|
