Searched refs:mmHDP_HOST_PATH_CNTL (Results 1 – 13 of 13) sorted by relevance
| /Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/hdp/ |
| D | hdp_4_0_offset.h | 42 #define mmHDP_HOST_PATH_CNTL 0x00cc macro
|
| D | hdp_5_0_0_offset.h | 50 #define mmHDP_HOST_PATH_CNTL … macro
|
| /Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/oss/ |
| D | oss_1_0_d.h | 136 #define mmHDP_HOST_PATH_CNTL 0x0B00 macro
|
| D | oss_2_4_d.h | 379 #define mmHDP_HOST_PATH_CNTL 0xb00 macro
|
| D | oss_3_0_1_d.h | 500 #define mmHDP_HOST_PATH_CNTL 0xb00 macro
|
| D | oss_2_0_d.h | 550 #define mmHDP_HOST_PATH_CNTL 0xb00 macro
|
| D | oss_3_0_d.h | 595 #define mmHDP_HOST_PATH_CNTL 0xb00 macro
|
| /Linux-v5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | gmc_v7_0.c | 309 tmp = RREG32(mmHDP_HOST_PATH_CNTL); in gmc_v7_0_mc_program()
310 WREG32(mmHDP_HOST_PATH_CNTL, tmp); in gmc_v7_0_mc_program()
888 orig = data = RREG32(mmHDP_HOST_PATH_CNTL); in gmc_v7_0_enable_hdp_mgcg()
896 WREG32(mmHDP_HOST_PATH_CNTL, data); in gmc_v7_0_enable_hdp_mgcg()
|
| D | vi.c | 269 mmHDP_HOST_PATH_CNTL, 0xffffffff, 0x0f000027,
1433 temp = data = RREG32(mmHDP_HOST_PATH_CNTL); in vi_update_hdp_medium_grain_clock_gating()
1441 WREG32(mmHDP_HOST_PATH_CNTL, data); in vi_update_hdp_medium_grain_clock_gating()
1679 data = RREG32(mmHDP_HOST_PATH_CNTL); in vi_common_get_clockgating_state()
|
| D | gmc_v10_0.c | 962 tmp = RREG32_SOC15(HDP, 0, mmHDP_HOST_PATH_CNTL); in gmc_v10_0_gart_enable()
963 WREG32_SOC15(HDP, 0, mmHDP_HOST_PATH_CNTL, tmp); in gmc_v10_0_gart_enable()
|
| D | gmc_v9_0.c | 1633 tmp = RREG32_SOC15(HDP, 0, mmHDP_HOST_PATH_CNTL); in gmc_v9_0_hw_init()
1634 WREG32_SOC15(HDP, 0, mmHDP_HOST_PATH_CNTL, tmp); in gmc_v9_0_hw_init()
|
| D | gmc_v8_0.c | 511 tmp = RREG32(mmHDP_HOST_PATH_CNTL); in gmc_v8_0_mc_program()
512 WREG32(mmHDP_HOST_PATH_CNTL, tmp); in gmc_v8_0_mc_program()
|
| D | gfx_v6_0.c | 1772 hdp_host_path_cntl = RREG32(mmHDP_HOST_PATH_CNTL); in gfx_v6_0_constants_init()
1773 WREG32(mmHDP_HOST_PATH_CNTL, hdp_host_path_cntl); in gfx_v6_0_constants_init()
|
