| /Linux-v5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | mxgpu_vi.c | 91 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
222 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
|
| D | si.c | 549 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
646 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
746 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
826 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
903 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
|
| D | gfx_v6_0.c | 2613 orig = data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v6_0_enable_mgcg()
2616 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v6_0_enable_mgcg()
2637 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v6_0_enable_mgcg()
2640 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v6_0_enable_mgcg()
|
| D | gfx_v8_0.c | 304 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
467 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
674 mmCP_MEM_SLP_CNTL, 0x00000001, 0x00000001,
707 mmCP_MEM_SLP_CNTL, 0xffffffff, 0x00020201,
5504 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v8_0_get_clockgating_state()
5721 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v8_0_update_medium_grain_clock_gating()
5724 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v8_0_update_medium_grain_clock_gating()
|
| D | gfx_v7_0.c | 3631 orig = data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v7_0_enable_mgcg()
3634 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v7_0_enable_mgcg()
3684 data = RREG32(mmCP_MEM_SLP_CNTL); in gfx_v7_0_enable_mgcg()
3687 WREG32(mmCP_MEM_SLP_CNTL, data); in gfx_v7_0_enable_mgcg()
|
| D | gfx_v9_0.c | 4809 def = data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
4812 WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
4838 data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
4841 WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
5137 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmCP_MEM_SLP_CNTL)); in gfx_v9_0_get_clockgating_state()
|
| D | gfx_v10_0.c | 7371 def = data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL); in gfx_v10_0_update_medium_grain_clock_gating()
7374 WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data); in gfx_v10_0_update_medium_grain_clock_gating()
7388 data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL); in gfx_v10_0_update_medium_grain_clock_gating()
7391 WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data); in gfx_v10_0_update_medium_grain_clock_gating()
7674 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmCP_MEM_SLP_CNTL)); in gfx_v10_0_get_clockgating_state()
|
| /Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_6_0_d.h | 455 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| D | gfx_7_0_d.h | 255 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| D | gfx_7_2_d.h | 257 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| D | gfx_8_0_d.h | 289 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| D | gfx_8_1_d.h | 289 #define mmCP_MEM_SLP_CNTL 0x3079 macro
|
| /Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_offset.h | 2482 #define mmCP_MEM_SLP_CNTL … macro
|
| D | gc_9_1_offset.h | 2759 #define mmCP_MEM_SLP_CNTL … macro
|
| D | gc_9_2_1_offset.h | 2697 #define mmCP_MEM_SLP_CNTL … macro
|
| D | gc_10_1_0_offset.h | 4821 #define mmCP_MEM_SLP_CNTL … macro
|
| D | gc_10_3_0_offset.h | 4476 #define mmCP_MEM_SLP_CNTL … macro
|
