Home
last modified time | relevance | path

Searched refs:ictrl (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.10/arch/arc/kernel/
Dintc-arcv2.c44 } ictrl; in arc_init_IRQ() local
46 *(unsigned int *)&ictrl = 0; in arc_init_IRQ()
49 ictrl.save_nr_gpr_pairs = 6; /* r0 to r11 (r12 saved manually) */ in arc_init_IRQ()
50 ictrl.save_blink = 1; in arc_init_IRQ()
51 ictrl.save_lp_regs = 1; /* LP_COUNT, LP_START, LP_END */ in arc_init_IRQ()
52 ictrl.save_u_to_u = 0; /* user ctxt saved on kernel stack */ in arc_init_IRQ()
53 ictrl.save_idx_regs = 1; /* JLI, LDI, EI */ in arc_init_IRQ()
56 WRITE_AUX(AUX_IRQ_CTRL, ictrl); in arc_init_IRQ()
/Linux-v5.10/Documentation/driver-api/
Ddevice-io.rst96 WRT_REG_WORD(&reg->ictrl, 0);
102 RD_REG_WORD(&reg->ictrl);
/Linux-v5.10/drivers/scsi/
Dqla1280.c742 RD_REG_WORD(&reg->ictrl), RD_REG_WORD(&reg->istatus)); in qla1280_mailbox_timeout()
844 RD_REG_WORD(&ha->iobase->ictrl), jiffies); in qla1280_error_action()
1062 WRT_REG_WORD(&ha->iobase->ictrl, 0); in qla1280_disable_intrs()
1063 RD_REG_WORD(&ha->iobase->ictrl); /* PCI Posted Write flush */ in qla1280_disable_intrs()
1070 WRT_REG_WORD(&ha->iobase->ictrl, (ISP_EN_INT | ISP_EN_RISC)); in qla1280_enable_intrs()
1071 RD_REG_WORD(&ha->iobase->ictrl); /* PCI Posted Write flush */ in qla1280_enable_intrs()
1565 WRT_REG_WORD(&reg->ictrl, ISP_RESET); in qla1280_chip_diag()
1575 data = qla1280_debounce_register(&reg->ictrl); in qla1280_chip_diag()
1581 data = RD_REG_WORD(&reg->ictrl); in qla1280_chip_diag()
2687 WRT_REG_WORD(&reg->ictrl, ISP_RESET); in qla1280_reset_adapter()
Dqla1280.h133 uint16_t ictrl; /* Interface control */ member
/Linux-v5.10/drivers/scsi/qla2xxx/
Dqla_dbg.c1118 wrt_reg_dword(&reg->ictrl, 0); in qla24xx_fw_dump()
1119 rd_reg_dword(&reg->ictrl); in qla24xx_fw_dump()
1381 wrt_reg_dword(&reg->ictrl, 0); in qla25xx_fw_dump()
1382 rd_reg_dword(&reg->ictrl); in qla25xx_fw_dump()
1692 wrt_reg_dword(&reg->ictrl, 0); in qla81xx_fw_dump()
1693 rd_reg_dword(&reg->ictrl); in qla81xx_fw_dump()
2027 wrt_reg_dword(&reg->ictrl, 0); in qla83xx_fw_dump()
2028 rd_reg_dword(&reg->ictrl); in qla83xx_fw_dump()
Dqla_mbx.c403 uint32_t ictrl, host_status, hccr; in qla2x00_mailbox_command() local
412 ictrl = rd_reg_dword(&reg->isp24.ictrl); in qla2x00_mailbox_command()
419 command, ictrl, jiffies, mb[0], mb[1], mb[2], mb[3], in qla2x00_mailbox_command()
424 ictrl = rd_reg_word(&reg->isp.ictrl); in qla2x00_mailbox_command()
427 "mb[0]=0x%x\n", command, ictrl, jiffies, mb[0]); in qla2x00_mailbox_command()
434 if (w == 0xffff || ictrl == 0xffffffff || in qla2x00_mailbox_command()
568 rd_reg_dword(&reg->isp24.ictrl), in qla2x00_mailbox_command()
574 rd_reg_word(&reg->isp.ictrl), in qla2x00_mailbox_command()
Dqla_os.c1914 wrt_reg_word(&reg->ictrl, ICR_EN_INT | ICR_EN_RISC); in qla2x00_enable_intrs()
1915 rd_reg_word(&reg->ictrl); in qla2x00_enable_intrs()
1929 wrt_reg_word(&reg->ictrl, 0); in qla2x00_disable_intrs()
1930 rd_reg_word(&reg->ictrl); in qla2x00_disable_intrs()
1942 wrt_reg_dword(&reg->ictrl, ICRX_EN_RISC_INT); in qla24xx_enable_intrs()
1943 rd_reg_dword(&reg->ictrl); in qla24xx_enable_intrs()
1957 wrt_reg_dword(&reg->ictrl, 0); in qla24xx_disable_intrs()
1958 rd_reg_dword(&reg->ictrl); in qla24xx_disable_intrs()
Dqla_fw.h1170 __le32 ictrl; /* Interrupt control. */ member
Dqla_def.h717 __le16 ictrl; /* Interrupt control */ member