Home
last modified time | relevance | path

Searched refs:div0 (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.10/drivers/clk/samsung/
Dclk-cpu.c140 unsigned long div0; in exynos_set_safe_div() local
142 div0 = readl(base + E4210_DIV_CPU0); in exynos_set_safe_div()
143 div0 = (div0 & ~mask) | (div & mask); in exynos_set_safe_div()
144 writel(div0, base + E4210_DIV_CPU0); in exynos_set_safe_div()
155 unsigned long div0, div1 = 0, mux_reg; in exynos_cpuclk_pre_rate_change() local
172 div0 = cfg_data->div0; in exynos_cpuclk_pre_rate_change()
203 div0 |= alt_div; in exynos_cpuclk_pre_rate_change()
212 writel(div0, base + E4210_DIV_CPU0); in exynos_cpuclk_pre_rate_change()
251 div |= (cfg_data->div0 & E4210_DIV0_ATB_MASK); in exynos_cpuclk_post_rate_change()
268 unsigned long div0; in exynos5433_set_safe_div() local
[all …]
Dclk-cpu.h27 unsigned long div0; member
/Linux-v5.10/drivers/clk/uniphier/
Dclk-uniphier.h110 #define UNIPHIER_CLK_DIV2(parent, div0, div1) \ argument
111 UNIPHIER_CLK_DIV(parent, div0), \
114 #define UNIPHIER_CLK_DIV3(parent, div0, div1, div2) \ argument
115 UNIPHIER_CLK_DIV2(parent, div0, div1), \
118 #define UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3) \ argument
119 UNIPHIER_CLK_DIV2(parent, div0, div1), \
/Linux-v5.10/arch/microblaze/lib/
Dudivsi3.S46 bgti r6, div0
51 div0: label
Dumodsi3.S45 bgtid r6, div0
53 div0: label
Ddivsi3.S37 div0: label
/Linux-v5.10/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
Dgf100.c278 u32 src0, div0, div1D, div1P = 0; in calc_clk() local
286 clk0 = calc_src(clk, idx, freq, &src0, &div0); in calc_clk()
301 if (div0) { in calc_clk()
303 info->ddiv |= div0 << 8; in calc_clk()
304 info->ddiv |= div0; in calc_clk()
Dgk104.c292 u32 src0, div0, div1D, div1P = 0; in calc_clk() local
300 clk0 = calc_src(clk, idx, freq, &src0, &div0); in calc_clk()
315 if (div0) { in calc_clk()
317 info->ddiv |= div0; in calc_clk()
/Linux-v5.10/drivers/clk/x86/
Dclk-cgu.c422 unsigned int div0, div1, exdiv; in lgm_clk_ddiv_recalc_rate() local
425 div0 = lgm_get_clk_val(ddiv->membase, ddiv->reg, in lgm_clk_ddiv_recalc_rate()
432 do_div(prate, div0); in lgm_clk_ddiv_recalc_rate()
/Linux-v5.10/drivers/clk/nxp/
Dclk-lpc32xx.c1436 struct clk_hw_proto0 *mux0, *div0, *gate0; in lpc32xx_clk_register() local
1439 div0 = clk_hw->hw1.div; in lpc32xx_clk_register()
1445 if (div0) { in lpc32xx_clk_register()
1446 dops = div0->ops; in lpc32xx_clk_register()
1447 div_hw = &div0->clk.hw; in lpc32xx_clk_register()
/Linux-v5.10/drivers/i2c/busses/
Di2c-sprd.c333 u32 div0 = I2C_ADDR_DVD0_CALC(high, low); in sprd_i2c_set_clk() local
336 writel(div0, i2c_dev->base + ADDR_DVD0); in sprd_i2c_set_clk()
/Linux-v5.10/sound/pci/
Des1938.c449 unsigned int bits, div0; in snd_es1938_rate_set() local
457 div0 = 256 - 7160000*20/(8*82*runtime->rate); in snd_es1938_rate_set()
461 snd_es1938_mixer_write(chip, 0x72, div0); in snd_es1938_rate_set()
464 snd_es1938_write(chip, 0xA2, div0); in snd_es1938_rate_set()
/Linux-v5.10/sound/isa/
Des18xx.c402 unsigned int bits, div0; in snd_es18xx_rate_set() local
417 div0 = 256 - 7160000*20/(8*82*runtime->rate); in snd_es18xx_rate_set()
425 snd_es18xx_write(chip, 0xA2, div0); in snd_es18xx_rate_set()
426 snd_es18xx_mixer_write(chip, 0x72, div0); in snd_es18xx_rate_set()
429 snd_es18xx_write(chip, 0xA2, div0); in snd_es18xx_rate_set()