Home
last modified time | relevance | path

Searched refs:clk_hw_register_divider_table (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.10/drivers/clk/
Dclk-clps711x.c117 clk_hw_register_divider_table(NULL, "timer1", "timer_ref", 0, in clps711x_clk_init_dt()
121 clk_hw_register_divider_table(NULL, "timer2", "timer_ref", 0, in clps711x_clk_init_dt()
129 clk_hw_register_divider_table(NULL, "spi", "spi_ref", 0, in clps711x_clk_init_dt()
Dclk-ast2600.c499 hw = clk_hw_register_divider_table(dev, "emmc_extclk", in aspeed_g6_clk_probe()
515 hw = clk_hw_register_divider_table(dev, "sd_extclk", "sd_extclk_gate", in aspeed_g6_clk_probe()
529 hw = clk_hw_register_divider_table(dev, "mac12", "hpll", 0, in aspeed_g6_clk_probe()
559 hw = clk_hw_register_divider_table(dev, "mac34", "hpll", 0, in aspeed_g6_clk_probe()
584 hw = clk_hw_register_divider_table(dev, "lhclk", "hpll", 0, in aspeed_g6_clk_probe()
607 hw = clk_hw_register_divider_table(dev, "bclk", "hpll", 0, in aspeed_g6_clk_probe()
625 hw = clk_hw_register_divider_table(dev, "eclk", NULL, 0, in aspeed_g6_clk_probe()
Dclk-aspeed.c449 hw = clk_hw_register_divider_table(dev, "sd_extclk", "sd_extclk_gate", in aspeed_clk_probe()
458 hw = clk_hw_register_divider_table(dev, "mac", "hpll", 0, in aspeed_clk_probe()
491 hw = clk_hw_register_divider_table(dev, "lhclk", "hpll", 0, in aspeed_clk_probe()
500 hw = clk_hw_register_divider_table(dev, "bclk", "hpll", 0, in aspeed_clk_probe()
523 hw = clk_hw_register_divider_table(dev, "eclk", "eclk-mux", 0, in aspeed_clk_probe()
644 hw = clk_hw_register_divider_table(NULL, "apb", "hpll", 0, in aspeed_ast2400_cc()
Dclk-stm32h7.c513 hws[SYS_D1CPRE] = clk_hw_register_divider_table(NULL, "d1cpre", in register_core_and_bus_clocks()
517 hws[HCLK] = clk_hw_register_divider_table(NULL, "hclk", "d1cpre", in register_core_and_bus_clocks()
527 hws[PCLK3] = clk_hw_register_divider_table(NULL, "pclk3", "hclk", 0, in register_core_and_bus_clocks()
533 hws[PCLK1] = clk_hw_register_divider_table(NULL, "pclk1", "hclk", 0, in register_core_and_bus_clocks()
542 hws[PCLK2] = clk_hw_register_divider_table(NULL, "pclk2", "hclk", 0, in register_core_and_bus_clocks()
551 hws[PCLK4] = clk_hw_register_divider_table(NULL, "pclk4", "hclk", 0, in register_core_and_bus_clocks()
Dclk-stm32mp1.c418 return clk_hw_register_divider_table(dev, in _clk_hw_register_divider_table()
/Linux-v5.10/drivers/clk/imx/
Dclk-imx6ul.c209 hws[IMX6UL_CLK_ENET_REF] = clk_hw_register_divider_table(NULL, "enet_ref", "pll6_enet", 0, in imx6ul_clocks_init()
211 hws[IMX6UL_CLK_ENET2_REF] = clk_hw_register_divider_table(NULL, "enet2_ref", "pll6_enet", 0, in imx6ul_clocks_init()
218 hws[IMX6UL_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio", in imx6ul_clocks_init()
222 hws[IMX6UL_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video", in imx6ul_clocks_init()
224 …hws[IMX6UL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_… in imx6ul_clocks_init()
Dclk-imx6sl.c274 …hws[IMX6SL_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio… in imx6sl_clocks_init()
276 …hws[IMX6SL_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video… in imx6sl_clocks_init()
277 …hws[IMX6SL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_… in imx6sl_clocks_init()
278 …hws[IMX6SL_CLK_ENET_REF] = clk_hw_register_divider_table(NULL, "enet_ref", "pll6_enet"… in imx6sl_clocks_init()
Dclk-imx6sx.c226 hws[IMX6SX_CLK_ENET_REF] = clk_hw_register_divider_table(NULL, "enet_ref", "pll6_enet", 0, in imx6sx_clocks_init()
229 hws[IMX6SX_CLK_ENET2_REF] = clk_hw_register_divider_table(NULL, "enet2_ref", "pll6_enet", 0, in imx6sx_clocks_init()
255 hws[IMX6SX_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio", in imx6sx_clocks_init()
259 hws[IMX6SX_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video", in imx6sx_clocks_init()
261 …hws[IMX6SX_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_… in imx6sx_clocks_init()
Dclk-imx6sll.c191 …hws[IMX6SLL_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio… in imx6sll_clocks_init()
195 …hws[IMX6SLL_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video… in imx6sll_clocks_init()
197 …hws[IMX6SLL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post… in imx6sll_clocks_init()
Dclk-imx7d.c442 …hws[IMX7D_PLL_DRAM_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_dram_test_div", "pll_dram… in imx7d_clocks_init()
444 …hws[IMX7D_PLL_AUDIO_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_audio_test_div", "pll_au… in imx7d_clocks_init()
446 …hws[IMX7D_PLL_AUDIO_POST_DIV] = clk_hw_register_divider_table(NULL, "pll_audio_post_div", "pll_aud… in imx7d_clocks_init()
448 …hws[IMX7D_PLL_VIDEO_TEST_DIV] = clk_hw_register_divider_table(NULL, "pll_video_test_div", "pll_vi… in imx7d_clocks_init()
450 …hws[IMX7D_PLL_VIDEO_POST_DIV] = clk_hw_register_divider_table(NULL, "pll_video_post_div", "pll_vid… in imx7d_clocks_init()
Dclk-imx6q.c548 hws[IMX6QDL_CLK_ENET_REF] = clk_hw_register_divider_table(NULL, "enet_ref", "pll6_enet", 0, in imx6q_clocks_init()
601 …hws[IMX6QDL_CLK_PLL4_POST_DIV] = clk_hw_register_divider_table(NULL, "pll4_post_div", "pll4_audio"… in imx6q_clocks_init()
606 …hws[IMX6QDL_CLK_PLL5_POST_DIV] = clk_hw_register_divider_table(NULL, "pll5_post_div", "pll5_video"… in imx6q_clocks_init()
607 …hws[IMX6QDL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post… in imx6q_clocks_init()
/Linux-v5.10/drivers/clk/loongson1/
Dclk-loongson1c.c72 hw = clk_hw_register_divider_table(NULL, "ahb_clk_div", "cpu_clk_div", in ls1x_clk_init()
/Linux-v5.10/drivers/clk/samsung/
Dclk.c208 clk_hw = clk_hw_register_divider_table(ctx->dev, in samsung_clk_register_div()
/Linux-v5.10/include/linux/
Dclk-provider.h733 #define clk_hw_register_divider_table(dev, name, parent_name, flags, reg, \ macro