Home
last modified time | relevance | path

Searched refs:SECT_4K (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.10/drivers/mtd/spi-nor/
Dwinbond.c38 { "w25x05", INFO(0xef3010, 0, 64 * 1024, 1, SECT_4K) },
39 { "w25x10", INFO(0xef3011, 0, 64 * 1024, 2, SECT_4K) },
40 { "w25x20", INFO(0xef3012, 0, 64 * 1024, 4, SECT_4K) },
41 { "w25x40", INFO(0xef3013, 0, 64 * 1024, 8, SECT_4K) },
42 { "w25x80", INFO(0xef3014, 0, 64 * 1024, 16, SECT_4K) },
43 { "w25x16", INFO(0xef3015, 0, 64 * 1024, 32, SECT_4K) },
45 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
47 { "w25x32", INFO(0xef3016, 0, 64 * 1024, 64, SECT_4K) },
49 SECT_4K | SPI_NOR_DUAL_READ |
52 { "w25q20cl", INFO(0xef4012, 0, 64 * 1024, 4, SECT_4K) },
[all …]
Dmacronix.c38 { "mx25l512e", INFO(0xc22010, 0, 64 * 1024, 1, SECT_4K) },
39 { "mx25l2005a", INFO(0xc22012, 0, 64 * 1024, 4, SECT_4K) },
40 { "mx25l4005a", INFO(0xc22013, 0, 64 * 1024, 8, SECT_4K) },
42 { "mx25l1606e", INFO(0xc22015, 0, 64 * 1024, 32, SECT_4K) },
43 { "mx25l3205d", INFO(0xc22016, 0, 64 * 1024, 64, SECT_4K) },
44 { "mx25l3255e", INFO(0xc29e16, 0, 64 * 1024, 64, SECT_4K) },
45 { "mx25l6405d", INFO(0xc22017, 0, 64 * 1024, 128, SECT_4K) },
46 { "mx25u2033e", INFO(0xc22532, 0, 64 * 1024, 4, SECT_4K) },
48 SECT_4K | SPI_NOR_DUAL_READ |
50 { "mx25u4035", INFO(0xc22533, 0, 64 * 1024, 8, SECT_4K) },
[all …]
Dmicron-st.c13 SECT_4K | USE_FSR | SPI_NOR_OCTAL_READ |
16 SECT_4K | USE_FSR | SPI_NOR_OCTAL_READ |
22 SECT_4K | SPI_NOR_QUAD_READ) },
28 SECT_4K | SPI_NOR_QUAD_READ) },
30 SECT_4K | SPI_NOR_QUAD_READ) },
32 SECT_4K | USE_FSR | SPI_NOR_QUAD_READ |
36 SECT_4K | USE_FSR | SPI_NOR_QUAD_READ) },
38 SECT_4K | USE_FSR | SPI_NOR_DUAL_READ |
40 { "n25q256a", INFO(0x20ba19, 0, 64 * 1024, 512, SECT_4K |
44 SECT_4K | USE_FSR | SPI_NOR_DUAL_READ |
[all …]
Datmel.c13 { "at25fs010", INFO(0x1f6601, 0, 32 * 1024, 4, SECT_4K) },
14 { "at25fs040", INFO(0x1f6604, 0, 64 * 1024, 8, SECT_4K) },
16 { "at25df041a", INFO(0x1f4401, 0, 64 * 1024, 8, SECT_4K) },
17 { "at25df321", INFO(0x1f4700, 0, 64 * 1024, 64, SECT_4K) },
18 { "at25df321a", INFO(0x1f4701, 0, 64 * 1024, 64, SECT_4K) },
19 { "at25df641", INFO(0x1f4800, 0, 64 * 1024, 128, SECT_4K) },
22 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
24 { "at26f004", INFO(0x1f0400, 0, 64 * 1024, 8, SECT_4K) },
25 { "at26df081a", INFO(0x1f4501, 0, 64 * 1024, 16, SECT_4K) },
26 { "at26df161a", INFO(0x1f4601, 0, 64 * 1024, 32, SECT_4K) },
[all …]
Dissi.c35 { "is25cd512", INFO(0x7f9d20, 0, 32 * 1024, 2, SECT_4K) },
37 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
39 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
41 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
43 SECT_4K | SPI_NOR_DUAL_READ) },
45 SECT_4K | SPI_NOR_DUAL_READ) },
47 SECT_4K | SPI_NOR_DUAL_READ) },
49 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
53 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
55 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
[all …]
Dsst.c14 SECT_4K | SST_WRITE) },
16 SECT_4K | SST_WRITE) },
18 SECT_4K | SST_WRITE) },
20 SECT_4K | SST_WRITE) },
21 { "sst25vf064c", INFO(0xbf254b, 0, 64 * 1024, 128, SECT_4K) },
23 SECT_4K | SST_WRITE) },
25 SECT_4K | SST_WRITE) },
27 SECT_4K | SST_WRITE) },
28 { "sst25wf020a", INFO(0x621612, 0, 64 * 1024, 4, SECT_4K) },
29 { "sst25wf040b", INFO(0x621613, 0, 64 * 1024, 8, SECT_4K) },
[all …]
Dspansion.c81 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
83 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
85 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
87 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
89 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
90 { "s25fl132k", INFO(0x014016, 0, 64 * 1024, 64, SECT_4K) },
91 { "s25fl164k", INFO(0x014017, 0, 64 * 1024, 128, SECT_4K) },
93 SECT_4K | SPI_NOR_DUAL_READ) },
95 SECT_4K | SPI_NOR_DUAL_READ) },
97 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
[all …]
Dgigadevice.c28 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
31 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
34 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
37 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
40 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
43 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
46 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
49 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
Deon.c13 { "en25f32", INFO(0x1c3116, 0, 64 * 1024, 64, SECT_4K) },
17 { "en25q64", INFO(0x1c3017, 0, 64 * 1024, 128, SECT_4K) },
19 SECT_4K | SPI_NOR_DUAL_READ) },
21 SECT_4K | SPI_NOR_DUAL_READ) },
24 SECT_4K | SPI_NOR_DUAL_READ) },
27 { "en25s64", INFO(0x1c3817, 0, 64 * 1024, 128, SECT_4K) },
Desmt.c14 SECT_4K | SPI_NOR_HAS_LOCK) },
16 SECT_4K | SPI_NOR_HAS_LOCK) },
18 SECT_4K | SPI_NOR_HAS_LOCK) },
Dxmc.c14 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
16 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },
Dcore.h275 #define SECT_4K BIT(0) /* SPINOR_OP_BE_4K works uniformly */ macro
Dcore.c2792 } else if (info->flags & SECT_4K) { in spi_nor_info_init_params()