Home
last modified time | relevance | path

Searched refs:PCI_BRIDGE_CTL_BUS_RESET (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.10/drivers/crypto/qat/qat_common/
Dadf_aer.c57 bridge_ctl |= PCI_BRIDGE_CTL_BUS_RESET; in adf_reset_sbr()
60 bridge_ctl &= ~PCI_BRIDGE_CTL_BUS_RESET; in adf_reset_sbr()
/Linux-v5.10/drivers/misc/habanalabs/common/
Dpci.c185 val |= PCI_BRIDGE_CTL_BUS_RESET; in hl_pci_reset_link_through_bridge()
189 val &= ~(PCI_BRIDGE_CTL_BUS_RESET); in hl_pci_reset_link_through_bridge()
/Linux-v5.10/drivers/pci/controller/mobiveil/
Dpcie-layerscape-gen4.c195 ctrl &= ~PCI_BRIDGE_CTL_BUS_RESET; in ls_pcie_g4_reset()
/Linux-v5.10/drivers/pci/
Dpci-bridge-emul.c157 PCI_BRIDGE_CTL_BUS_RESET |
Dpci.c4863 ctrl |= PCI_BRIDGE_CTL_BUS_RESET; in pci_reset_secondary_bus()
4872 ctrl &= ~PCI_BRIDGE_CTL_BUS_RESET; in pci_reset_secondary_bus()
/Linux-v5.10/arch/arm/kernel/
Dbios32.c303 status &= ~(PCI_BRIDGE_CTL_BUS_RESET|PCI_BRIDGE_CTL_FAST_BACK); in pcibios_fixup_bus()
/Linux-v5.10/include/uapi/linux/
Dpci_regs.h166 #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */ macro
/Linux-v5.10/arch/powerpc/platforms/powernv/
Deeh-powernv.c825 ctrl |= PCI_BRIDGE_CTL_BUS_RESET; in __pnv_eeh_bridge_reset()
832 ctrl &= ~PCI_BRIDGE_CTL_BUS_RESET; in __pnv_eeh_bridge_reset()
/Linux-v5.10/drivers/scsi/
Dstex.c1322 pci_bctl |= PCI_BRIDGE_CTL_BUS_RESET; in stex_hard_reset()
1330 pci_bctl &= ~PCI_BRIDGE_CTL_BUS_RESET; in stex_hard_reset()