Home
last modified time | relevance | path

Searched refs:CLK_SCLK_UART2 (Results 1 – 24 of 24) sorted by relevance

/Linux-v5.10/include/dt-bindings/clock/
Dexynos5410.h24 #define CLK_SCLK_UART2 130 macro
Dexynos5250.h44 #define CLK_SCLK_UART2 148 macro
Dexynos7-clk.h39 #define CLK_SCLK_UART2 5 macro
Dexynos4.h66 #define CLK_SCLK_UART2 153 macro
Dexynos5420.h31 #define CLK_SCLK_UART2 130 macro
Dexynos3250.h256 #define CLK_SCLK_UART2 248 macro
Dexynos5433.h435 #define CLK_SCLK_UART2 34 macro
/Linux-v5.10/Documentation/devicetree/bindings/clock/
Dexynos5250-clock.txt39 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
Dexynos5420-clock.txt40 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
Dexynos4-clock.txt41 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
/Linux-v5.10/drivers/clk/samsung/
Dclk-exynos5410.c216 GATE(CLK_SCLK_UART2, "sclk_uart2", "div_uart2",
Dclk-exynos5250.c495 GATE(CLK_SCLK_UART2, "sclk_uart2", "div_uart2",
Dclk-exynos3250.c563 GATE(CLK_SCLK_UART2, "sclk_uart2", "div_uart2",
Dclk-exynos7.c361 GATE(CLK_SCLK_UART2, "sclk_uart2", "dout_sclk_uart2",
Dclk-exynos4.c781 GATE(CLK_SCLK_UART2, "uclk2", "div_uart2", SRC_MASK_PERIL0, 8,
Dclk-exynos5420.c983 GATE(CLK_SCLK_UART2, "sclk_uart2", "dout_uart2",
Dclk-exynos5433.c1717 GATE(CLK_SCLK_UART2, "sclk_uart2", "sclk_uart2_peric",
/Linux-v5.10/arch/arm/boot/dts/
Dexynos5410.dtsi358 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
Dexynos3250.dtsi526 clocks = <&cmu CLK_UART2>, <&cmu CLK_SCLK_UART2>;
Dexynos4.dtsi475 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
Dexynos5250.dtsi1209 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
Dexynos5420.dtsi1343 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
/Linux-v5.10/arch/arm64/boot/dts/exynos/
Dexynos7.dtsi186 <&clock_top0 CLK_SCLK_UART2>,
Dexynos5433.dtsi1339 <&cmu_peric CLK_SCLK_UART2>;