Home
last modified time | relevance | path

Searched refs:CLK_MUX_READ_ONLY (Results 1 – 12 of 12) sorted by relevance

/Linux-v5.10/drivers/clk/zynqmp/
Dclk-mux-zynqmp.c119 if (nodes->type_flag & CLK_MUX_READ_ONLY) in zynqmp_clk_register_mux()
/Linux-v5.10/drivers/clk/nxp/
Dclk-lpc32xx.c1114 .ops = (_flags & CLK_MUX_READ_ONLY ? \
1236 CLK_MUX_READ_ONLY),
1238 CLK_MUX_READ_ONLY),
1240 CLK_MUX_READ_ONLY),
1243 CLK_MUX_READ_ONLY),
1245 CLK_MUX_READ_ONLY),
1327 LPC32XX_DEFINE_MUX(SYS, SYSCLK_CTRL, 0, 0x1, NULL, CLK_MUX_READ_ONLY),
Dclk-lpc18xx-cgu.c223 LPC1XX_CGU_BASE_CLK(SAFE, base_irc_src_ids, CLK_MUX_READ_ONLY),
/Linux-v5.10/drivers/clk/rockchip/
Dclk-half-divider.c186 mux_ops = (mux_flags & CLK_MUX_READ_ONLY) ? &clk_mux_ro_ops in rockchip_clk_register_halfdiv()
Dclk.c64 mux_ops = (mux_flags & CLK_MUX_READ_ONLY) ? &clk_mux_ro_ops in rockchip_clk_register_branch()
/Linux-v5.10/drivers/clk/
Dclk-mux.c176 if (clk_mux_flags & CLK_MUX_READ_ONLY) in __clk_hw_register_mux()
Dclk-stm32mp1.c1677 0, 2, CLK_MUX_READ_ONLY),
1680 0, 2, CLK_MUX_READ_ONLY),
1683 0, 2, CLK_MUX_READ_ONLY),
/Linux-v5.10/drivers/clk/samsung/
Dclk-s3c64xx.c125 MUX_F(0, "mout_syncmux", hclkx2_p, OTHERS, 6, 1, 0, CLK_MUX_READ_ONLY),
Dclk-s5pv210.c370 CLK_MUX_READ_ONLY, 0),
/Linux-v5.10/drivers/clk/imx/
Dclk.h270 shift, width, CLK_MUX_READ_ONLY, &imx_ccm_lock); in imx_clk_hw_mux_ldb()
/Linux-v5.10/drivers/pinctrl/tegra/
Dpinctrl-tegra20.c2241 pmx->regs[1] + 0x8, 2, 2, CLK_MUX_READ_ONLY, NULL); in tegra20_pinctrl_register_clock_muxes()
2244 pmx->regs[1] + 0x8, 4, 2, CLK_MUX_READ_ONLY, NULL); in tegra20_pinctrl_register_clock_muxes()
/Linux-v5.10/include/linux/
Dclk-provider.h830 #define CLK_MUX_READ_ONLY BIT(3) /* mux can't be changed */ macro