Home
last modified time | relevance | path

Searched refs:lane (Results 1 – 25 of 140) sorted by relevance

123456

/Linux-v4.19/drivers/phy/marvell/
Dphy-mvebu-cp110-comphy.c119 unsigned lane; member
126 .lane = _lane, \
169 static int mvebu_comphy_get_mux(int lane, int port, enum phy_mode mode) in mvebu_comphy_get_mux() argument
178 if (mvebu_comphy_cp110_modes[i].lane == lane && in mvebu_comphy_get_mux()
190 static void mvebu_comphy_ethernet_init_reset(struct mvebu_comphy_lane *lane, in mvebu_comphy_ethernet_init_reset() argument
193 struct mvebu_comphy_priv *priv = lane->priv; in mvebu_comphy_ethernet_init_reset()
196 regmap_read(priv->regmap, MVEBU_COMPHY_CONF1(lane->id), &val); in mvebu_comphy_ethernet_init_reset()
199 regmap_write(priv->regmap, MVEBU_COMPHY_CONF1(lane->id), val); in mvebu_comphy_ethernet_init_reset()
202 val = readl(priv->base + MVEBU_COMPHY_SERDES_CFG0(lane->id)); in mvebu_comphy_ethernet_init_reset()
220 writel(val, priv->base + MVEBU_COMPHY_SERDES_CFG0(lane->id)); in mvebu_comphy_ethernet_init_reset()
[all …]
/Linux-v4.19/drivers/net/dsa/mv88e6xxx/
Dserdes.c41 int lane, int device, int reg, u16 *val) in mv88e6390_serdes_read() argument
45 return mv88e6xxx_phy_read(chip, lane, reg_c45, val); in mv88e6390_serdes_read()
49 int lane, int device, int reg, u16 val) in mv88e6390_serdes_write() argument
53 return mv88e6xxx_phy_write(chip, lane, reg_c45, val); in mv88e6390_serdes_write()
294 static int mv88e6390_serdes_power_10g(struct mv88e6xxx_chip *chip, int lane, in mv88e6390_serdes_power_10g() argument
300 err = mv88e6390_serdes_read(chip, lane, MDIO_MMD_PHYXS, in mv88e6390_serdes_power_10g()
314 err = mv88e6390_serdes_write(chip, lane, MDIO_MMD_PHYXS, in mv88e6390_serdes_power_10g()
321 static int mv88e6390_serdes_power_sgmii(struct mv88e6xxx_chip *chip, int lane, in mv88e6390_serdes_power_sgmii() argument
327 err = mv88e6390_serdes_read(chip, lane, MDIO_MMD_PHYXS, in mv88e6390_serdes_power_sgmii()
340 err = mv88e6390_serdes_write(chip, lane, MDIO_MMD_PHYXS, in mv88e6390_serdes_power_sgmii()
[all …]
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/core/
Ddc_link_dp.c173 uint32_t lane; in dpcd_set_lt_pattern_and_lane_settings() local
194 for (lane = 0; lane < in dpcd_set_lt_pattern_and_lane_settings()
195 (uint32_t)(lt_settings->link_settings.lane_count); lane++) { in dpcd_set_lt_pattern_and_lane_settings()
197 dpcd_lane[lane].bits.VOLTAGE_SWING_SET = in dpcd_set_lt_pattern_and_lane_settings()
198 (uint8_t)(lt_settings->lane_settings[lane].VOLTAGE_SWING); in dpcd_set_lt_pattern_and_lane_settings()
199 dpcd_lane[lane].bits.PRE_EMPHASIS_SET = in dpcd_set_lt_pattern_and_lane_settings()
200 (uint8_t)(lt_settings->lane_settings[lane].PRE_EMPHASIS); in dpcd_set_lt_pattern_and_lane_settings()
202 dpcd_lane[lane].bits.MAX_SWING_REACHED = in dpcd_set_lt_pattern_and_lane_settings()
203 (lt_settings->lane_settings[lane].VOLTAGE_SWING == in dpcd_set_lt_pattern_and_lane_settings()
205 dpcd_lane[lane].bits.MAX_PRE_EMPHASIS_REACHED = in dpcd_set_lt_pattern_and_lane_settings()
[all …]
/Linux-v4.19/drivers/phy/
Dphy-xgene.c669 static void serdes_wr(struct xgene_phy_ctx *ctx, int lane, u32 reg, u32 data) in serdes_wr() argument
675 reg += lane * SERDES_LANE_STRIDE; in serdes_wr()
684 static void serdes_rd(struct xgene_phy_ctx *ctx, int lane, u32 reg, u32 *data) in serdes_rd() argument
689 reg += lane * SERDES_LANE_STRIDE; in serdes_rd()
695 static void serdes_clrbits(struct xgene_phy_ctx *ctx, int lane, u32 reg, in serdes_clrbits() argument
700 serdes_rd(ctx, lane, reg, &val); in serdes_clrbits()
702 serdes_wr(ctx, lane, reg, val); in serdes_clrbits()
705 static void serdes_setbits(struct xgene_phy_ctx *ctx, int lane, u32 reg, in serdes_setbits() argument
710 serdes_rd(ctx, lane, reg, &val); in serdes_setbits()
712 serdes_wr(ctx, lane, reg, val); in serdes_setbits()
[all …]
/Linux-v4.19/drivers/phy/tegra/
Dxusb.c105 int tegra_xusb_lane_parse_dt(struct tegra_xusb_lane *lane, in tegra_xusb_lane_parse_dt() argument
108 struct device *dev = &lane->pad->dev; in tegra_xusb_lane_parse_dt()
116 err = match_string(lane->soc->funcs, lane->soc->num_funcs, function); in tegra_xusb_lane_parse_dt()
123 lane->function = err; in tegra_xusb_lane_parse_dt()
131 struct tegra_xusb_lane *lane = phy_get_drvdata(phy); in tegra_xusb_lane_destroy() local
133 lane->pad->ops->remove(lane); in tegra_xusb_lane_destroy()
181 struct phy *lane; in tegra_xusb_pad_register() local
189 pad->lanes = devm_kcalloc(&pad->dev, pad->soc->num_lanes, sizeof(lane), in tegra_xusb_pad_register()
198 struct tegra_xusb_lane *lane; in tegra_xusb_pad_register() local
213 lane = pad->ops->probe(pad, np, i); in tegra_xusb_pad_register()
[all …]
Dxusb-tegra124.c300 struct tegra_xusb_lane *lane; in tegra124_usb3_save_context() local
308 lane = port->base.lane; in tegra124_usb3_save_context()
310 if (lane->pad == padctl->pcie) in tegra124_usb3_save_context()
311 offset = XUSB_PADCTL_IOPHY_MISC_PAD_PX_CTL6(lane->index); in tegra124_usb3_save_context()
460 static void tegra124_usb2_lane_remove(struct tegra_xusb_lane *lane) in tegra124_usb2_lane_remove() argument
462 struct tegra_xusb_usb2_lane *usb2 = to_usb2_lane(lane); in tegra124_usb2_lane_remove()
474 struct tegra_xusb_lane *lane = phy_get_drvdata(phy); in tegra124_usb2_phy_init() local
476 return tegra124_xusb_padctl_enable(lane->pad->padctl); in tegra124_usb2_phy_init()
481 struct tegra_xusb_lane *lane = phy_get_drvdata(phy); in tegra124_usb2_phy_exit() local
483 return tegra124_xusb_padctl_disable(lane->pad->padctl); in tegra124_usb2_phy_exit()
[all …]
Dxusb-tegra210.c814 struct tegra_xusb_lane *lane; in tegra210_usb3_set_lfps_detect() local
821 lane = port->lane; in tegra210_usb3_set_lfps_detect()
823 if (lane->pad == padctl->pcie) in tegra210_usb3_set_lfps_detect()
824 offset = XUSB_PADCTL_UPHY_MISC_PAD_PX_CTL1(lane->index); in tegra210_usb3_set_lfps_detect()
896 static void tegra210_usb2_lane_remove(struct tegra_xusb_lane *lane) in tegra210_usb2_lane_remove() argument
898 struct tegra_xusb_usb2_lane *usb2 = to_usb2_lane(lane); in tegra210_usb2_lane_remove()
910 struct tegra_xusb_lane *lane = phy_get_drvdata(phy); in tegra210_usb2_phy_init() local
911 struct tegra_xusb_padctl *padctl = lane->pad->padctl; in tegra210_usb2_phy_init()
926 struct tegra_xusb_lane *lane = phy_get_drvdata(phy); in tegra210_usb2_phy_exit() local
928 return tegra210_xusb_padctl_disable(lane->pad->padctl); in tegra210_usb2_phy_exit()
[all …]
Dxusb.h54 int tegra_xusb_lane_parse_dt(struct tegra_xusb_lane *lane,
64 to_usb2_lane(struct tegra_xusb_lane *lane) in to_usb2_lane() argument
66 return container_of(lane, struct tegra_xusb_usb2_lane, base); in to_usb2_lane()
74 to_ulpi_lane(struct tegra_xusb_lane *lane) in to_ulpi_lane() argument
76 return container_of(lane, struct tegra_xusb_ulpi_lane, base); in to_ulpi_lane()
93 to_hsic_lane(struct tegra_xusb_lane *lane) in to_hsic_lane() argument
95 return container_of(lane, struct tegra_xusb_hsic_lane, base); in to_hsic_lane()
103 to_pcie_lane(struct tegra_xusb_lane *lane) in to_pcie_lane() argument
105 return container_of(lane, struct tegra_xusb_pcie_lane, base); in to_pcie_lane()
113 to_sata_lane(struct tegra_xusb_lane *lane) in to_sata_lane() argument
[all …]
/Linux-v4.19/drivers/gpu/drm/bridge/analogix/
Danalogix_dp_core.c300 int pre_emphasis, int lane) in analogix_dp_set_lane_lane_pre_emphasis() argument
302 switch (lane) { in analogix_dp_set_lane_lane_pre_emphasis()
323 int lane, lane_count, pll_tries, retval; in analogix_dp_link_start() local
330 for (lane = 0; lane < lane_count; lane++) in analogix_dp_link_start()
331 dp->link_train.cr_loop[lane] = 0; in analogix_dp_link_start()
351 for (lane = 0; lane < lane_count; lane++) in analogix_dp_link_start()
353 PRE_EMPHASIS_LEVEL_0, lane); in analogix_dp_link_start()
377 for (lane = 0; lane < lane_count; lane++) in analogix_dp_link_start()
378 buf[lane] = DP_TRAIN_PRE_EMPH_LEVEL_0 | in analogix_dp_link_start()
389 static unsigned char analogix_dp_get_lane_status(u8 link_status[2], int lane) in analogix_dp_get_lane_status() argument
[all …]
/Linux-v4.19/arch/x86/crypto/sha256-mb/
Dsha256_mb_mgr_submit_avx2.S88 lane = %r12 define
105 mov unused_lanes, lane
106 and $0xF, lane
108 imul $_LANE_DATA_size, lane, lane_data
116 or lane, len
118 movl DWORD_len, _lens(state , lane, 4)
123 vmovd %xmm0, _args_digest(state, lane, 4)
124 vpextrd $1, %xmm0, _args_digest+1*32(state , lane, 4)
125 vpextrd $2, %xmm0, _args_digest+2*32(state , lane, 4)
126 vpextrd $3, %xmm0, _args_digest+3*32(state , lane, 4)
[all …]
/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_dp_link_training.c41 int lane; in intel_get_adjust_train() local
45 for (lane = 0; lane < intel_dp->lane_count; lane++) { in intel_get_adjust_train()
46 uint8_t this_v = drm_dp_get_adjust_request_voltage(link_status, lane); in intel_get_adjust_train()
47 uint8_t this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane); in intel_get_adjust_train()
63 for (lane = 0; lane < 4; lane++) in intel_get_adjust_train()
64 intel_dp->train_set[lane] = v | p; in intel_get_adjust_train()
117 int lane; in intel_dp_link_max_vswing_reached() local
119 for (lane = 0; lane < intel_dp->lane_count; lane++) in intel_dp_link_max_vswing_reached()
120 if ((intel_dp->train_set[lane] & in intel_dp_link_max_vswing_reached()
/Linux-v4.19/arch/x86/crypto/sha512-mb/
Dsha512_mb_mgr_submit_avx2.S83 #define lane %r12 macro
107 movzb %bl,lane
109 imul $_LANE_DATA_size, lane,lane_data
116 movl DWORD_len,_lens+4(state , lane, 8)
124 vmovq %xmm0, _args_digest(state, lane, 8)
125 vpextrq $1, %xmm0, _args_digest+1*32(state , lane, 8)
126 vmovq %xmm1, _args_digest+2*32(state , lane, 8)
127 vpextrq $1, %xmm1, _args_digest+3*32(state , lane, 8)
128 vmovq %xmm2, _args_digest+4*32(state , lane, 8)
129 vpextrq $1, %xmm2, _args_digest+5*32(state , lane, 8)
[all …]
/Linux-v4.19/arch/x86/crypto/sha1-mb/
Dsha1_mb_mgr_submit_avx2.S90 lane = %r12 define
107 mov unused_lanes, lane
108 and $0xF, lane
110 imul $_LANE_DATA_size, lane, lane_data
118 or lane, len
120 movl DWORD_len, _lens(state , lane, 4)
125 vmovd %xmm0, _args_digest(state, lane, 4)
126 vpextrd $1, %xmm0, _args_digest+1*32(state , lane, 4)
127 vpextrd $2, %xmm0, _args_digest+2*32(state , lane, 4)
128 vpextrd $3, %xmm0, _args_digest+3*32(state , lane, 4)
[all …]
/Linux-v4.19/drivers/phy/rockchip/
Dphy-rockchip-typec.c514 static void tcphy_tx_usb3_cfg_lane(struct rockchip_typec_phy *tcphy, u32 lane) in tcphy_tx_usb3_cfg_lane() argument
516 writel(0x7799, tcphy->base + TX_PSC_A0(lane)); in tcphy_tx_usb3_cfg_lane()
517 writel(0x7798, tcphy->base + TX_PSC_A1(lane)); in tcphy_tx_usb3_cfg_lane()
518 writel(0x5098, tcphy->base + TX_PSC_A2(lane)); in tcphy_tx_usb3_cfg_lane()
519 writel(0x5098, tcphy->base + TX_PSC_A3(lane)); in tcphy_tx_usb3_cfg_lane()
520 writel(0, tcphy->base + TX_TXCC_MGNFS_MULT_000(lane)); in tcphy_tx_usb3_cfg_lane()
521 writel(0xbf, tcphy->base + XCVR_DIAG_BIDI_CTRL(lane)); in tcphy_tx_usb3_cfg_lane()
524 static void tcphy_rx_usb3_cfg_lane(struct rockchip_typec_phy *tcphy, u32 lane) in tcphy_rx_usb3_cfg_lane() argument
526 writel(0xa6fd, tcphy->base + RX_PSC_A0(lane)); in tcphy_rx_usb3_cfg_lane()
527 writel(0xa6fd, tcphy->base + RX_PSC_A1(lane)); in tcphy_rx_usb3_cfg_lane()
[all …]
/Linux-v4.19/arch/mips/cavium-octeon/executive/
Dcvmx-helper-errata.c51 int lane; in __cvmx_helper_errata_qlm_disable_2nd_order_cdr() local
54 for (lane = 0; lane < 4; lane++) { in __cvmx_helper_errata_qlm_disable_2nd_order_cdr()
/Linux-v4.19/drivers/net/ethernet/ti/
Dnetcp_xgbepcsr.c155 void __iomem *serdes_regs, int lane) in netcp_xgbe_serdes_lane_config() argument
163 (0x200 * lane), in netcp_xgbe_serdes_lane_config()
169 reg_rmw(serdes_regs + (0x200 * lane) + 0x0380, in netcp_xgbe_serdes_lane_config()
173 reg_rmw(serdes_regs + (0x200 * lane) + 0x03c0, in netcp_xgbe_serdes_lane_config()
189 void __iomem *serdes_regs, int lane) in netcp_xgbe_serdes_lane_enable() argument
192 writel(0xe0e9e038, serdes_regs + 0x1fe0 + (4 * lane)); in netcp_xgbe_serdes_lane_enable()
290 void __iomem *sig_detect_reg, int lane) in netcp_xgbe_serdes_reset_cdr() argument
296 serdes_regs, lane + 1, 5); in netcp_xgbe_serdes_reset_cdr()
305 tbus = netcp_xgbe_serdes_read_select_tbus(serdes_regs, lane + in netcp_xgbe_serdes_reset_cdr()
437 int lane, int cm, int c1, int c2) in netcp_xgbe_serdes_setup_cm_c1_c2() argument
[all …]
/Linux-v4.19/drivers/pinctrl/tegra/
Dpinctrl-tegra-xusb.c307 const struct tegra_xusb_padctl_lane *lane; in tegra_xusb_padctl_pinmux_set() local
311 lane = &padctl->soc->lanes[group]; in tegra_xusb_padctl_pinmux_set()
313 for (i = 0; i < lane->num_funcs; i++) in tegra_xusb_padctl_pinmux_set()
314 if (lane->funcs[i] == function) in tegra_xusb_padctl_pinmux_set()
317 if (i >= lane->num_funcs) in tegra_xusb_padctl_pinmux_set()
320 value = padctl_readl(padctl, lane->offset); in tegra_xusb_padctl_pinmux_set()
321 value &= ~(lane->mask << lane->shift); in tegra_xusb_padctl_pinmux_set()
322 value |= i << lane->shift; in tegra_xusb_padctl_pinmux_set()
323 padctl_writel(padctl, value, lane->offset); in tegra_xusb_padctl_pinmux_set()
340 const struct tegra_xusb_padctl_lane *lane; in tegra_xusb_padctl_pinconf_group_get() local
[all …]
/Linux-v4.19/drivers/ata/
Dsata_highbank.c273 u8 lane = port_data[sata_port].lane_mapping; in highbank_cphy_disable_overrides() local
277 tmp = combo_phy_read(sata_port, CPHY_RX_INPUT_STS + lane * SPHY_LANE); in highbank_cphy_disable_overrides()
279 combo_phy_write(sata_port, CPHY_RX_OVERRIDE + lane * SPHY_LANE, tmp); in highbank_cphy_disable_overrides()
284 u8 lane = port_data[sata_port].lane_mapping; in cphy_override_tx_attenuation() local
290 tmp = combo_phy_read(sata_port, CPHY_TX_INPUT_STS + lane * SPHY_LANE); in cphy_override_tx_attenuation()
292 combo_phy_write(sata_port, CPHY_TX_OVERRIDE + lane * SPHY_LANE, tmp); in cphy_override_tx_attenuation()
295 combo_phy_write(sata_port, CPHY_TX_OVERRIDE + lane * SPHY_LANE, tmp); in cphy_override_tx_attenuation()
298 combo_phy_write(sata_port, CPHY_TX_OVERRIDE + lane * SPHY_LANE, tmp); in cphy_override_tx_attenuation()
303 u8 lane = port_data[sata_port].lane_mapping; in cphy_override_rx_mode() local
305 tmp = combo_phy_read(sata_port, CPHY_RX_INPUT_STS + lane * SPHY_LANE); in cphy_override_rx_mode()
[all …]
/Linux-v4.19/drivers/nvdimm/
Dbtt.c214 static int btt_log_group_read(struct arena_info *arena, u32 lane, in btt_log_group_read() argument
218 arena->logoff + (lane * LOG_GRP_SIZE), log, in btt_log_group_read()
335 static int btt_log_read(struct arena_info *arena, u32 lane, in btt_log_read() argument
342 ret = btt_log_group_read(arena, lane, &log); in btt_log_read()
350 old_ent, lane, log.ent[arena->log_index[0]].seq, in btt_log_read()
369 static int __btt_log_write(struct arena_info *arena, u32 lane, in __btt_log_write() argument
378 ns_off = arena->logoff + (lane * LOG_GRP_SIZE) + in __btt_log_write()
390 static int btt_flog_write(struct arena_info *arena, u32 lane, u32 sub, in btt_flog_write() argument
395 ret = __btt_log_write(arena, lane, sub, ent, NVDIMM_IO_ATOMIC); in btt_flog_write()
400 arena->freelist[lane].sub = 1 - arena->freelist[lane].sub; in btt_flog_write()
[all …]
/Linux-v4.19/drivers/gpu/drm/
Ddrm_dp_helper.c52 int lane) in dp_get_lane_status() argument
54 int i = DP_LANE0_1_STATUS + (lane >> 1); in dp_get_lane_status()
55 int s = (lane & 1) * 4; in dp_get_lane_status()
65 int lane; in drm_dp_channel_eq_ok() local
71 for (lane = 0; lane < lane_count; lane++) { in drm_dp_channel_eq_ok()
72 lane_status = dp_get_lane_status(link_status, lane); in drm_dp_channel_eq_ok()
83 int lane; in drm_dp_clock_recovery_ok() local
86 for (lane = 0; lane < lane_count; lane++) { in drm_dp_clock_recovery_ok()
87 lane_status = dp_get_lane_status(link_status, lane); in drm_dp_clock_recovery_ok()
96 int lane) in drm_dp_get_adjust_request_voltage() argument
[all …]
/Linux-v4.19/Documentation/devicetree/bindings/media/
Dvideo-interfaces.txt123 - data-lanes: an array of physical data lane indexes. Position of an entry
124 determines the logical lane number, while the value of an entry indicates
125 physical lane, e.g. for 2-lane MIPI CSI-2 bus we could have
126 "data-lanes = <1 2>;", assuming the clock lane is on hardware lane 0.
127 If the hardware does not support lane reordering, monotonically
129 whether or not there is also a clock lane. This property is valid for
131 - clock-lanes: an array of physical clock lane indexes. Position of an entry
132 determines the logical lane number, while the value of an entry indicates
133 physical lane, e.g. for a MIPI CSI-2 bus we could have "clock-lanes = <0>;",
134 which places the clock lane on hardware lane 0. This property is valid for
[all …]
/Linux-v4.19/drivers/gpu/drm/omapdrm/dss/
Dhdmi_phy.c40 u8 lane, pol; in hdmi_phy_parse_lanes() local
62 lane = dx / 2; in hdmi_phy_parse_lanes()
64 phy->lane_function[lane] = i / 2; in hdmi_phy_parse_lanes()
65 phy->lane_polarity[lane] = pol; in hdmi_phy_parse_lanes()
/Linux-v4.19/Documentation/devicetree/bindings/pci/
Dmvebu-pci.txt77 - marvell,pcie-lane: the physical PCIe lane number, for ports having
143 marvell,pcie-lane = <0>;
163 marvell,pcie-lane = <1>;
179 marvell,pcie-lane = <2>;
195 marvell,pcie-lane = <3>;
211 marvell,pcie-lane = <0>;
227 marvell,pcie-lane = <1>;
243 marvell,pcie-lane = <2>;
259 marvell,pcie-lane = <3>;
275 marvell,pcie-lane = <0>;
[all …]
/Linux-v4.19/drivers/gpu/drm/gma500/
Dcdv_intel_dp.c1249 int lane) in cdv_intel_get_adjust_request_voltage() argument
1251 int i = DP_ADJUST_REQUEST_LANE0_1 + (lane >> 1); in cdv_intel_get_adjust_request_voltage()
1252 int s = ((lane & 1) ? in cdv_intel_get_adjust_request_voltage()
1262 int lane) in cdv_intel_get_adjust_request_pre_emphasis() argument
1264 int i = DP_ADJUST_REQUEST_LANE0_1 + (lane >> 1); in cdv_intel_get_adjust_request_pre_emphasis()
1265 int s = ((lane & 1) ? in cdv_intel_get_adjust_request_pre_emphasis()
1310 int lane; in cdv_intel_get_adjust_train() local
1312 for (lane = 0; lane < intel_dp->lane_count; lane++) { in cdv_intel_get_adjust_train()
1313 uint8_t this_v = cdv_intel_get_adjust_request_voltage(intel_dp->link_status, lane); in cdv_intel_get_adjust_train()
1314 uint8_t this_p = cdv_intel_get_adjust_request_pre_emphasis(intel_dp->link_status, lane); in cdv_intel_get_adjust_train()
[all …]
/Linux-v4.19/drivers/video/fbdev/omap2/omapfb/dss/
Dhdmi_phy.c49 u8 lane, pol; in hdmi_phy_parse_lanes() local
71 lane = dx / 2; in hdmi_phy_parse_lanes()
73 phy->lane_function[lane] = i / 2; in hdmi_phy_parse_lanes()
74 phy->lane_polarity[lane] = pol; in hdmi_phy_parse_lanes()

123456