Home
last modified time | relevance | path

Searched refs:dpm_levels (Results 1 – 16 of 16) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/powerplay/hwmgr/
Dvega12_hwmgr.c525 dpm_table->dpm_levels[i].value = clk; in vega12_setup_single_dpm_table()
526 dpm_table->dpm_levels[i].enabled = true; in vega12_setup_single_dpm_table()
559 dpm_table->dpm_levels[0].value = data->vbios_boot_state.soc_clock / 100; in vega12_setup_default_dpm_tables()
572 dpm_table->dpm_levels[0].value = data->vbios_boot_state.gfx_clock / 100; in vega12_setup_default_dpm_tables()
585 dpm_table->dpm_levels[0].value = data->vbios_boot_state.mem_clock / 100; in vega12_setup_default_dpm_tables()
598 dpm_table->dpm_levels[0].value = data->vbios_boot_state.eclock / 100; in vega12_setup_default_dpm_tables()
611 dpm_table->dpm_levels[0].value = data->vbios_boot_state.vclock / 100; in vega12_setup_default_dpm_tables()
624 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dclock / 100; in vega12_setup_default_dpm_tables()
637 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dcef_clock / 100; in vega12_setup_default_dpm_tables()
702 dpm_table->dpm_levels[min_level].value;
[all …]
Dsmu7_hwmgr.c692 if (i == 0 || data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count-1].value != in smu7_setup_dpm_tables_v0()
694 data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count].value = in smu7_setup_dpm_tables_v0()
696 …data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count].enabled = (i == 0) ? 1 : 0; in smu7_setup_dpm_tables_v0()
706 if (i == 0 || data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count-1].value != in smu7_setup_dpm_tables_v0()
708 data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count].value = in smu7_setup_dpm_tables_v0()
710 …data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count].enabled = (i == 0) ? 1 : 0; in smu7_setup_dpm_tables_v0()
717 data->dpm_table.vddc_table.dpm_levels[i].value = allowed_vdd_mclk_table->entries[i].v; in smu7_setup_dpm_tables_v0()
718 data->dpm_table.vddc_table.dpm_levels[i].param1 = std_voltage_table->entries[i].Leakage; in smu7_setup_dpm_tables_v0()
720 data->dpm_table.vddc_table.dpm_levels[i].enabled = 1; in smu7_setup_dpm_tables_v0()
729 data->dpm_table.vddci_table.dpm_levels[i].value = allowed_vdd_mclk_table->entries[i].v; in smu7_setup_dpm_tables_v0()
[all …]
Dvega10_hwmgr.c1204 if (i == 0 || dpm_table->dpm_levels[dpm_table->count - 1].value <= in vega10_setup_default_single_dpm_table()
1206 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_single_dpm_table()
1208 dpm_table->dpm_levels[dpm_table->count].enabled = true; in vega10_setup_default_single_dpm_table()
1322 dpm_table->dpm_levels[dpm_table->count-1].value; in vega10_setup_default_dpm_tables()
1333 dpm_table->dpm_levels[dpm_table->count-1].value; in vega10_setup_default_dpm_tables()
1340 if (i == 0 || dpm_table->dpm_levels in vega10_setup_default_dpm_tables()
1343 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_dpm_tables()
1345 dpm_table->dpm_levels[dpm_table->count].enabled = in vega10_setup_default_dpm_tables()
1356 if (i == 0 || dpm_table->dpm_levels in vega10_setup_default_dpm_tables()
1359 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_dpm_tables()
[all …]
Dsmu7_hwmgr.h100 struct smu7_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
Dvega10_hwmgr.h136 struct vega10_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
Dvega12_hwmgr.h110 struct vega12_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dci_dpm.c2694 pi->dpm_table.sclk_table.dpm_levels[i].value, in ci_do_program_memory_timing_parameters()
2695 pi->dpm_table.mclk_table.dpm_levels[j].value, in ci_do_program_memory_timing_parameters()
2753 if (dpm_table->dpm_levels[i-1].enabled) in ci_get_dpm_level_enable_mask_value()
2771 (u8)dpm_table->pcie_speed_table.dpm_levels[i].value; in ci_populate_smc_link_level()
2773 amdgpu_encode_pci_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in ci_populate_smc_link_level()
3434 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
3480 if (dpm_table->mclk_table.dpm_levels[i].value == 0) in ci_populate_all_memory_levels()
3483 dpm_table->mclk_table.dpm_levels[i].value, in ci_populate_all_memory_levels()
3523 dpm_table->dpm_levels[i].enabled = false; in ci_reset_single_dpm_table()
3529 dpm_table->dpm_levels[index].value = pcie_gen; in ci_setup_pcie_table_entry()
[all …]
Dci_dpm.h65 struct ci_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
/Linux-v4.19/drivers/gpu/drm/radeon/
Dci_dpm.c2556 pi->dpm_table.sclk_table.dpm_levels[i].value, in ci_do_program_memory_timing_parameters()
2557 pi->dpm_table.mclk_table.dpm_levels[j].value, in ci_do_program_memory_timing_parameters()
2615 if (dpm_table->dpm_levels[i-1].enabled) in ci_get_dpm_level_enable_mask_value()
2633 (u8)dpm_table->pcie_speed_table.dpm_levels[i].value; in ci_populate_smc_link_level()
2635 r600_encode_pci_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in ci_populate_smc_link_level()
3289 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
3335 if (dpm_table->mclk_table.dpm_levels[i].value == 0) in ci_populate_all_memory_levels()
3338 dpm_table->mclk_table.dpm_levels[i].value, in ci_populate_all_memory_levels()
3380 dpm_table->dpm_levels[i].enabled = false; in ci_reset_single_dpm_table()
3386 dpm_table->dpm_levels[index].value = pcie_gen; in ci_setup_pcie_table_entry()
[all …]
Dci_dpm.h64 struct ci_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
/Linux-v4.19/drivers/gpu/drm/amd/powerplay/smumgr/
Dfiji_smumgr.c850 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in fiji_populate_smc_link_level()
852 dpm_table->pcie_speed_table.dpm_levels[i].param1); in fiji_populate_smc_link_level()
1038 dpm_table->sclk_table.dpm_levels[i].value, in fiji_populate_all_graphic_levels()
1248 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in fiji_populate_all_memory_levels()
1252 dpm_table->mclk_table.dpm_levels[i].value, in fiji_populate_all_memory_levels()
1329 data->dpm_table.sclk_table.dpm_levels[0].value; in fiji_populate_smc_acpi_level()
1387 data->dpm_table.mclk_table.dpm_levels[0].value; in fiji_populate_smc_acpi_level()
1408 data->dpm_table.mclk_table.dpm_levels[0].value, in fiji_populate_smc_acpi_level()
1549 data->dpm_table.sclk_table.dpm_levels[i].value, in fiji_program_memory_timing_parameters()
1550 data->dpm_table.mclk_table.dpm_levels[j].value, in fiji_program_memory_timing_parameters()
Dpolaris10_smumgr.c777 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in polaris10_populate_smc_link_level()
779 dpm_table->pcie_speed_table.dpm_levels[i].param1); in polaris10_populate_smc_link_level()
1003 dpm_table->sclk_table.dpm_levels[i].value, in polaris10_populate_all_graphic_levels()
1138 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in polaris10_populate_all_memory_levels()
1142 dpm_table->mclk_table.dpm_levels[i].value, in polaris10_populate_all_memory_levels()
1260 data->dpm_table.mclk_table.dpm_levels[0].value, in polaris10_populate_smc_acpi_level()
1371 hw_data->dpm_table.sclk_table.dpm_levels[i].value, in polaris10_program_memory_timing_parameters()
1372 hw_data->dpm_table.mclk_table.dpm_levels[j].value, in polaris10_program_memory_timing_parameters()
1375 result = atomctrl_set_ac_timing_ai(hwmgr, hw_data->dpm_table.mclk_table.dpm_levels[j].value, j); in polaris10_program_memory_timing_parameters()
Dvegam_smumgr.c581 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in vegam_populate_smc_link_level()
583 dpm_table->pcie_speed_table.dpm_levels[i].param1); in vegam_populate_smc_link_level()
889 dpm_table->sclk_table.dpm_levels[i].value, in vegam_populate_all_graphic_levels()
1047 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in vegam_populate_all_memory_levels()
1051 dpm_table->mclk_table.dpm_levels[i].value, in vegam_populate_all_memory_levels()
1177 data->dpm_table.mclk_table.dpm_levels[0].value, in vegam_populate_smc_acpi_level()
1299 hw_data->dpm_table.sclk_table.dpm_levels[i].value, in vegam_program_memory_timing_parameters()
1300 hw_data->dpm_table.mclk_table.dpm_levels[j].value, in vegam_program_memory_timing_parameters()
Diceland_smumgr.c774 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in iceland_populate_smc_link_level()
776 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in iceland_populate_smc_link_level()
982 dpm_table->sclk_table.dpm_levels[i].value, in iceland_populate_all_graphic_levels()
1361 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in iceland_populate_all_memory_levels()
1363 result = iceland_populate_single_memory_level(hwmgr, dpm_table->mclk_table.dpm_levels[i].value, in iceland_populate_all_memory_levels()
1623 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in iceland_program_memory_timing_parameters()
1624 data->dpm_table.mclk_table.dpm_levels[j].value, in iceland_program_memory_timing_parameters()
1763 data->dpm_table.mclk_table.dpm_levels[i].value, in iceland_convert_mc_reg_table_to_smc()
Dci_smumgr.c485 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
1004 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in ci_populate_smc_link_level()
1006 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in ci_populate_smc_link_level()
1313 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in ci_populate_all_memory_levels()
1315 result = ci_populate_single_memory_level(hwmgr, dpm_table->mclk_table.dpm_levels[i].value, in ci_populate_all_memory_levels()
1659 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in ci_program_memory_timing_parameters()
1660 data->dpm_table.mclk_table.dpm_levels[j].value, in ci_program_memory_timing_parameters()
1795 data->dpm_table.mclk_table.dpm_levels[i].value, in ci_convert_mc_reg_table_to_smc()
Dtonga_smumgr.c507 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in tonga_populate_smc_link_level()
509 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in tonga_populate_smc_link_level()
702 dpm_table->sclk_table.dpm_levels[i].value, in tonga_populate_all_graphic_levels()
1097 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in tonga_populate_all_memory_levels()
1102 dpm_table->mclk_table.dpm_levels[i].value, in tonga_populate_all_memory_levels()
1489 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in tonga_program_memory_timing_parameters()
1490 data->dpm_table.mclk_table.dpm_levels[j].value, in tonga_program_memory_timing_parameters()
2132 data->dpm_table.mclk_table.dpm_levels[i].value, in tonga_convert_mc_reg_table_to_smc()