| /Linux-v4.19/drivers/mmc/host/ |
| D | dw_mmc-exynos.c | 137 u32 clksel; in dw_mci_exynos_set_clksel_timing() local
141 clksel = mci_readl(host, CLKSEL64); in dw_mci_exynos_set_clksel_timing()
143 clksel = mci_readl(host, CLKSEL); in dw_mci_exynos_set_clksel_timing()
145 clksel = (clksel & ~SDMMC_CLKSEL_TIMING_MASK) | timing; in dw_mci_exynos_set_clksel_timing()
149 mci_writel(host, CLKSEL64, clksel); in dw_mci_exynos_set_clksel_timing()
151 mci_writel(host, CLKSEL, clksel); in dw_mci_exynos_set_clksel_timing()
160 if (!SDMMC_CLKSEL_GET_DRV_WD3(clksel) && host->slot) in dw_mci_exynos_set_clksel_timing()
207 u32 clksel; in dw_mci_exynos_resume_noirq() local
216 clksel = mci_readl(host, CLKSEL64); in dw_mci_exynos_resume_noirq()
218 clksel = mci_readl(host, CLKSEL); in dw_mci_exynos_resume_noirq()
[all …]
|
| D | dw_mmc-zx.c | 42 unsigned int clksel; in dw_mci_zx_emmc_set_delay() local
58 ret = regmap_read(sysc_base, LB_AON_EMMC_CFG_REG1, &clksel); in dw_mci_zx_emmc_set_delay()
63 clksel &= ~CLK_SAMP_DELAY_MASK; in dw_mci_zx_emmc_set_delay()
64 clksel |= CLK_SAMP_DELAY(delay); in dw_mci_zx_emmc_set_delay()
66 clksel &= ~READ_DQS_DELAY_MASK; in dw_mci_zx_emmc_set_delay()
67 clksel |= READ_DQS_DELAY(delay); in dw_mci_zx_emmc_set_delay()
70 regmap_write(sysc_base, LB_AON_EMMC_CFG_REG1, clksel); in dw_mci_zx_emmc_set_delay()
78 ret = regmap_read(sysc_base, LB_AON_EMMC_CFG_REG2, &clksel); in dw_mci_zx_emmc_set_delay()
82 } while (--loop && !(clksel & ZX_DLL_LOCKED)); in dw_mci_zx_emmc_set_delay()
|
| /Linux-v4.19/arch/arm/mach-w90x900/ |
| D | clksel.c | 41 unsigned int clksel, offset; in clock_source_select() local
43 clksel = __raw_readl(REG_CLKSEL); in clock_source_select()
56 clksel &= ~(0x03 << offset); in clock_source_select()
57 clksel |= (clkval << offset); in clock_source_select()
59 __raw_writel(clksel, REG_CLKSEL); in clock_source_select()
|
| D | Makefile | 9 obj-y += clksel.o dev.o cpu.o
|
| /Linux-v4.19/drivers/clocksource/ |
| D | cadence_ttc_timer.c | 487 int clksel, ret; in ttc_timer_init() local
514 clksel = readl_relaxed(timer_baseaddr + TTC_CLK_CNTRL_OFFSET); in ttc_timer_init()
515 clksel = !!(clksel & TTC_CLK_CNTRL_CSRC_MASK); in ttc_timer_init()
516 clk_cs = of_clk_get(timer, clksel); in ttc_timer_init()
522 clksel = readl_relaxed(timer_baseaddr + 4 + TTC_CLK_CNTRL_OFFSET); in ttc_timer_init()
523 clksel = !!(clksel & TTC_CLK_CNTRL_CSRC_MASK); in ttc_timer_init()
524 clk_ce = of_clk_get(timer, clksel); in ttc_timer_init()
|
| /Linux-v4.19/drivers/clk/rockchip/ |
| D | clk-cpu.c | 112 const struct rockchip_cpuclk_clksel *clksel = &rate->divs[i]; in rockchip_cpuclk_set_dividers() local
114 if (!clksel->reg) in rockchip_cpuclk_set_dividers()
118 __func__, clksel->reg, clksel->val); in rockchip_cpuclk_set_dividers()
119 writel(clksel->val, cpuclk->reg_base + clksel->reg); in rockchip_cpuclk_set_dividers()
|
| /Linux-v4.19/arch/mips/ralink/ |
| D | rt3883.c | 69 u32 clksel; in ralink_clk_init() local
73 clksel = ((syscfg0 >> RT3883_SYSCFG0_CPUCLK_SHIFT) & in ralink_clk_init()
77 switch (clksel) { in ralink_clk_init()
|
| /Linux-v4.19/drivers/clk/ |
| D | clk-qoriq.c | 59 struct clockgen_sourceinfo clksel[NUM_MUX_PARENTS]; member
713 u32 clksel; in mux_set_parent() local
718 clksel = hwc->parent_to_clksel[idx]; in mux_set_parent()
719 cg_out(hwc->cg, (clksel << CLKSEL_SHIFT) & CLKSEL_MASK, hwc->reg); in mux_set_parent()
727 u32 clksel; in mux_get_parent() local
730 clksel = (cg_in(hwc->cg, hwc->reg) & CLKSEL_MASK) >> CLKSEL_SHIFT; in mux_get_parent()
732 ret = hwc->clksel_to_parent[clksel]; in mux_get_parent()
760 if (!(hwc->info->clksel[idx].flags & CLKSEL_VALID)) in get_pll_div()
763 pll = hwc->info->clksel[idx].pll; in get_pll_div()
764 div = hwc->info->clksel[idx].div; in get_pll_div()
[all …]
|
| /Linux-v4.19/arch/arm/mach-imx/ |
| D | mach-imx6q.c | 189 u32 clksel; in imx6q_1588_init() local
214 clksel = clk_is_match(ptp_clk, enet_ref) ? in imx6q_1588_init()
221 clksel); in imx6q_1588_init()
|
| /Linux-v4.19/drivers/gpu/drm/zte/ |
| D | zx_vou.c | 139 u32 clksel; member
146 .clksel = VOU_CLK_GL0_SEL,
150 .clksel = VOU_CLK_GL1_SEL,
158 .clksel = VOU_CLK_VL0_SEL,
162 .clksel = VOU_CLK_VL1_SEL,
166 .clksel = VOU_CLK_VL2_SEL,
619 zx_writel_mask(vou->vouctl + VOU_CLK_SEL, bits->clksel, 0); in zx_vou_layer_enable()
623 zx_writel_mask(vou->vouctl + VOU_CLK_SEL, bits->clksel, in zx_vou_layer_enable()
624 bits->clksel); in zx_vou_layer_enable()
|
| /Linux-v4.19/drivers/mfd/ |
| D | asic3.c | 391 unsigned long clksel = 0; in asic3_irq_probe() local
401 clksel |= CLOCK_SEL_CX; in asic3_irq_probe()
403 clksel); in asic3_irq_probe()
961 unsigned long clksel; in asic3_probe() local
990 clksel = 0; in asic3_probe()
991 asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), clksel); in asic3_probe()
|
