| /Linux-v4.19/arch/arm/include/asm/hardware/ |
| D | cp14.h | 53 #define RCP14_DBGDIDR() MRC14(0, c0, c0, 0)
54 #define RCP14_DBGDSCRint() MRC14(0, c0, c1, 0)
55 #define RCP14_DBGDTRRXint() MRC14(0, c0, c5, 0)
56 #define RCP14_DBGWFAR() MRC14(0, c0, c6, 0)
57 #define RCP14_DBGVCR() MRC14(0, c0, c7, 0)
58 #define RCP14_DBGECR() MRC14(0, c0, c9, 0)
59 #define RCP14_DBGDSCCR() MRC14(0, c0, c10, 0)
60 #define RCP14_DBGDSMCR() MRC14(0, c0, c11, 0)
61 #define RCP14_DBGDTRRXext() MRC14(0, c0, c0, 2)
62 #define RCP14_DBGDSCRext() MRC14(0, c0, c2, 2)
[all …]
|
| /Linux-v4.19/arch/arm/include/asm/ |
| D | kvm_hyp.h | 46 #define MIDR __ACCESS_CP15(c0, 0, c0, 0)
47 #define CSSELR __ACCESS_CP15(c0, 2, c0, 0)
48 #define VPIDR __ACCESS_CP15(c0, 4, c0, 0)
49 #define VMPIDR __ACCESS_CP15(c0, 4, c0, 5)
50 #define SCTLR __ACCESS_CP15(c1, 0, c0, 0)
51 #define CPACR __ACCESS_CP15(c1, 0, c0, 2)
56 #define TTBCR __ACCESS_CP15(c2, 0, c0, 2)
57 #define HTCR __ACCESS_CP15(c2, 4, c0, 2)
59 #define DACR __ACCESS_CP15(c3, 0, c0, 0)
60 #define DFSR __ACCESS_CP15(c5, 0, c0, 0)
[all …]
|
| D | tls.h | 14 mrc p15, 0, \tmp2, c13, c0, 2 @ get the user r/w register
15 mcr p15, 0, \tp, c13, c0, 3 @ set TLS register
16 mcr p15, 0, \tpuser, c13, c0, 2 @ and the user r/w register
26 mrcne p15, 0, \tmp2, c13, c0, 2 @ get the user r/w register
27 mcrne p15, 0, \tp, c13, c0, 3 @ yes, set TLS register
28 mcrne p15, 0, \tpuser, c13, c0, 2 @ set user r/w register
|
| /Linux-v4.19/arch/arm/mm/ |
| D | proc-v6.S | 42 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
45 mcr p15, 0, r0, c1, c0, 0 @ disable caches
60 mrc p15, 0, r1, c1, c0, 0 @ ctrl register
62 mcr p15, 0, r1, c1, c0, 0 @ disable MMU
79 mcr p15, 0, r1, c7, c0, 4 @ wait for interrupt
107 mcr p15, 0, r0, c2, c0, 0 @ set TTB 0
109 mrc p15, 0, r2, c13, c0, 1 @ read current context ID
114 mcr p15, 0, r1, c13, c0, 1 @ set context ID
142 mrc p15, 0, r4, c13, c0, 0 @ FCSE/PID
144 mrc p15, 0, r5, c3, c0, 0 @ Domain ID
[all …]
|
| D | proc-v7.S | 35 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
38 mcr p15, 0, r0, c1, c0, 0 @ disable caches
58 mrc p15, 0, r2, c1, c0, 0 @ ctrl register
61 mcr p15, 0, r2, c1, c0, 0 @ disable MMU
137 mrc p15, 0, r4, c13, c0, 0 @ FCSE/PID
138 mrc p15, 0, r5, c13, c0, 3 @ User r/o thread ID
141 mrc p15, 0, r6, c3, c0, 0 @ Domain ID
145 mrc p15, 0, r7, c2, c0, 1 @ TTB 1
147 mrc p15, 0, r11, c2, c0, 2 @ TTB control register
149 mrc p15, 0, r8, c1, c0, 0 @ Control register
[all …]
|
| D | proc-sa1100.S | 45 mcr p15, 0, r0, c9, c0, 5 @ Allow read-buffer operations from userland
57 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
60 mcr p15, 0, r0, c1, c0, 0 @ disable caches
81 mrc p15, 0, ip, c1, c0, 0 @ ctrl register
84 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
150 mcr p15, 0, ip, c9, c0, 0 @ invalidate RB
151 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
178 mrc p15, 0, r4, c3, c0, 0 @ domain ID
179 mrc p15, 0, r5, c13, c0, 0 @ PID
180 mrc p15, 0, r6, c1, c0, 0 @ control reg
[all …]
|
| D | proc-arm740.S | 41 mrc p15, 0, r0, c1, c0, 0
44 mcr p15, 0, r0, c1, c0, 0 @ disable caches
55 mcr p15, 0, ip, c7, c0, 0 @ invalidate cache
56 mrc p15, 0, ip, c1, c0, 0 @ get ctrl register
58 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
66 mcr p15, 0, r0, c7, c0, 0 @ invalidate caches
75 mcr p15, 0, r0, c6, c0 @ set area 0, default
101 mcr p15, 0, r0, c2, c0 @ Region 1&2 cacheable
107 mcr p15, 0, r0, c3, c0
111 mcr p15, 0, r0, c5, c0 @ all read/write access
[all …]
|
| D | proc-xsc3.S | 59 mrc p15, 0, \rd, c2, c0, 0 @ arbitrary read of cp15
92 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
95 mcr p15, 0, r0, c1, c0, 0 @ disable caches
112 mrc p15, 0, r1, c1, c0, 0 @ ctrl register
115 mcr p15, 0, r1, c1, c0, 0 @ ctrl register
118 mcr p15, 0, r1, c1, c0, 0 @ ctrl register
140 mcr p14, 0, r0, c7, c0, 0 @ go to idle
369 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
419 mrc p14, 0, r4, c6, c0, 0 @ clock configuration, for turbo mode
421 mrc p15, 0, r6, c13, c0, 0 @ PID
[all …]
|
| D | proc-mohawk.S | 54 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
57 mcr p15, 0, r0, c1, c0, 0 @ disable caches
78 mrc p15, 0, ip, c1, c0, 0 @ ctrl register
81 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
95 mcr p15, 0, r0, c7, c0, 4 @ wait for interrupt
334 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
358 mrc p14, 0, r4, c6, c0, 0 @ clock configuration, for turbo mode
360 mrc p15, 0, r6, c13, c0, 0 @ PID
361 mrc p15, 0, r7, c3, c0, 0 @ domain ID
362 mrc p15, 0, r8, c1, c0, 1 @ auxiliary control reg
[all …]
|
| D | proc-arm926.S | 64 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
67 mcr p15, 0, r0, c1, c0, 0 @ disable caches
88 mrc p15, 0, ip, c1, c0, 0 @ ctrl register
91 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
104 mrc p15, 0, r1, c1, c0, 0 @ Read control register
110 mcr p15, 0, r2, c1, c0, 0 @ Disable I cache
111 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt
112 mcr p15, 0, r1, c1, c0, 0 @ Restore ICache enable
380 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
408 mrc p15, 0, r4, c13, c0, 0 @ PID
[all …]
|
| D | proc-arm940.S | 40 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
43 mcr p15, 0, r0, c1, c0, 0 @ disable caches
57 mrc p15, 0, ip, c1, c0, 0 @ ctrl register
60 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
70 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt
296 mcr p15, 0, r0, c6, c0, 0 @ set area 0, default
297 mcr p15, 0, r0, c6, c0, 1
312 mcr p15, 0, r0, c2, c0, 0 @ Region 1&2 cacheable
313 mcr p15, 0, r0, c2, c0, 1
319 mcr p15, 0, r0, c3, c0, 0
[all …]
|
| D | proc-xscale.S | 72 mrc p15, 0, \rd, c2, c0, 0 @ arbitrary read of cp15
78 mrc p15, 0, \rd, c2, c0, 0 @ arbitrary read of cp15
119 mrc p15, 0, r1, c1, c0, 1
121 mcr p15, 0, r1, c1, c0, 1
128 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
131 mcr p15, 0, r0, c1, c0, 0 @ disable caches
152 mrc p15, 0, r1, c1, c0, 0 @ ctrl register
157 mcr p15, 0, r1, c1, c0, 0 @ ctrl register
160 mcr p15, 0, r1, c1, c0, 0 @ ctrl register
182 mcr p14, 0, r0, c7, c0, 0 @ Go to IDLE
[all …]
|
| D | abort-ev6.S | 21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
22 mrc p15, 0, r0, c6, c0, 0 @ get FAR
28 mrc p15, 0, r3, c0, c0, 0 @ get processor id
|
| /Linux-v4.19/arch/arm/include/debug/ |
| D | icedcc.S | 20 mcr p14, 0, \rd, c0, c5, 0
25 mrc p14, 0, \rx, c0, c1, 0
35 mrc p14, 0, \rx, c0, c1, 0
44 mcr p14, 0, \rd, c8, c0, 0
49 mrc p14, 0, \rx, c14, c0, 0
59 mrc p14, 0, \rx, c14, c0, 0
68 mcr p14, 0, \rd, c1, c0, 0
73 mrc p14, 0, \rx, c0, c0, 0
84 mrc p14, 0, \rx, c0, c0, 0
|
| D | exynos.S | 21 mrc p15, 0, \tmp, c0, c0, 0
25 mrc p15, 0, \tmp, c0, c0, 5
|
| /Linux-v4.19/drivers/gpu/drm/nouveau/nvkm/engine/sec/fuc/ |
| D | g98.fuc0s | 514 cxsin $c0
515 cxsout $c0
525 cxsin $c0
526 cenc $c0 $c0
527 cxsout $c0
533 cxsin $c0
534 cdec $c0 $c0
535 cxsout $c0
540 cxsin $c0
541 cxor $c6 $c0
[all …]
|
| /Linux-v4.19/arch/arm/mach-sunxi/ |
| D | headsmp.S | 25 mrc p15, 0, r1, c0, c0, 0
37 mrc p15, 1, r1, c15, c0, 4
39 mcr p15, 1, r1, c15, c0, 4
42 mrc p15, 1, r1, c15, c0, 0
47 mcr p15, 1, r1, c15, c0, 0
50 mrc p15, 1, r1, c9, c0, 2
53 mcr p15, 1, r1, c9, c0, 2
|
| /Linux-v4.19/arch/arm/mach-omap2/ |
| D | sleep44xx.S | 88 mrc p15, 0, r0, c1, c0, 0
90 mcr p15, 0, r0, c1, c0, 0
108 mrc p15, 0, r0, c0, c0, 5 @ Read MPIDR
119 mrc p15, 0, r0, c0, c0, 5 @ Read MPIDR
128 mrcne p15, 0, r0, c1, c0, 1
130 mcrne p15, 0, r0, c1, c0, 1
146 mrc p15, 0, r5, c0, c0, 5 @ Read MPIDR
189 mrc p15, 0, r0, c1, c0, 0
192 mcreq p15, 0, r0, c1, c0, 0
201 mrc p15, 0, r0, c1, c0, 1
[all …]
|
| D | omap-headsmp.S | 49 mrc p15, 0, r4, c0, c0, 5
65 mrc p15, 0, r4, c0, c0, 5
87 mrc p15, 0, r4, c0, c0, 5
104 mrc p15, 0, r4, c0, c0, 5
|
| /Linux-v4.19/arch/arm/mach-tegra/ |
| D | sleep.S | 51 mrc p15, 0, r2, c1, c0, 0
53 mcr p15, 0, r2, c1, c0, 0
75 mrc p15, 0, r0, c0, c0, 5
80 mrc p15, 0x1, r0, c9, c0, 2
85 mcrne p15, 0x1, r0, c9, c0, 2
126 mrc p15, 0, r3, c1, c0, 0
130 mcr p15, 0, r3, c1, c0, 0
|
| D | sleep.h | 81 mrc p15, 0, \rd, c0, c0, 5
93 mrc p15, 0, \tmp1, c0, c0, 0
101 mrc p15, 0, \tmp1, c1, c0, 1 @ ACTLR
103 mcr p15, 0, \tmp1, c1, c0, 1 @ ACTLR
107 mrceq p15, 0, \tmp1, c0, c0, 5
|
| /Linux-v4.19/arch/arm/kvm/ |
| D | init.S | 74 mcr p15, 4, r1, c12, c0, 0 @ HVBAR
81 mrc p15, 4, r0, c2, c0, 2 @ HTCR
84 mrc p15, 0, r1, c2, c0, 2 @ TTBCR
87 mcr p15, 4, r0, c2, c0, 2 @ HTCR
108 mrc p15, 4, r0, c1, c0, 0 @ HSCR
111 mrc p15, 0, r1, c1, c0, 0 @ SCTLR
118 mcr p15, 4, r0, c1, c0, 0 @ HSCR
141 mrc p15, 4, r1, c1, c0, 0 @ HSCTLR
144 mcr p15, 4, r1, c1, c0, 0 @ HSCTLR
153 mcr p15, 4, r1, c12, c0, 0 @ HVBAR
|
| /Linux-v4.19/arch/arm/boot/compressed/ |
| D | head.S | 35 mcr p14, 0, \ch, c0, c5, 0
41 mcr p14, 0, \ch, c8, c0, 0
47 mcr p14, 0, \ch, c1, c0, 0
95 mrc p15, 0, r0, c1, c0
638 mcr p15, 0, r0, c2, c0, 0 @ D-cache on
639 mcr p15, 0, r0, c2, c0, 1 @ I-cache on
640 mcr p15, 0, r0, c3, c0, 0 @ write-buffer on
643 mcr p15, 0, r0, c5, c0, 1 @ I-access permission
644 mcr p15, 0, r0, c5, c0, 0 @ D-access permission
650 mrc p15, 0, r0, c1, c0, 0 @ read control reg
[all …]
|
| /Linux-v4.19/arch/arm/kvm/hyp/ |
| D | hyp-entry.S | 30 mrc p15, 4, \reg, c13, c0, 2 @ HTPIDR
127 mcr p15, 4, r0, c0, c0, 0 /* VPIDR */
133 mrc p15, 4, r0, c0, c0, 0 /* VPIDR */
134 mrc p15, 0, r2, c0, c0, 0 /* MIDR */
135 mcr p15, 4, r2, c0, c0, 0 /* VPIDR */
|
| /Linux-v4.19/arch/arm/mach-spear/ |
| D | headsmp.S | 24 mrc p15, 0, r0, c0, c0, 5
35 mrc p15, 0, r0, c1, c0, 1
37 mcr p15, 0, r0, c1, c0, 1
|
