Home
last modified time | relevance | path

Searched refs:SSPP_VIG1 (Results 1 – 9 of 9) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_cfg.c36 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4, [SSPP_VIG2] = 7,
120 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4, [SSPP_VIG2] = 7,
203 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4,
365 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4,
Dmdp5_ctl.c299 case SSPP_VIG1: return MDP5_CTL_LAYER_REG_VIG1(stage); in mdp_ctl_blend_mask()
322 case SSPP_VIG1: return MDP5_CTL_LAYER_EXT_REG_VIG1_BIT3; in mdp_ctl_blend_ext_mask()
450 case SSPP_VIG1: return MDP5_CTL_FLUSH_VIG1; in mdp_ctl_flush_mask_pipe()
Dmdp5.xml.h70 SSPP_VIG1 = 2, enumerator
540 case SSPP_VIG1: return (mdp5_cfg->pipe_vig.base[1]); in __offset_PIPE()
Dmdp5_kms.c815 SSPP_VIG0, SSPP_VIG1, SSPP_VIG2, SSPP_VIG3, in hwpipe_init() enumerator
/Linux-v4.19/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_top.c166 status->sspp[SSPP_VIG1] = (value >> 6) & 0x3; in dpu_hw_get_danger_status()
263 status->sspp[SSPP_VIG1] = (value >> 6) & 0x1; in dpu_hw_get_safe_status()
Ddpu_hw_ctl.c126 case SSPP_VIG1: in dpu_hw_ctl_get_bitmask_sspp()
349 case SSPP_VIG1: in dpu_hw_ctl_setup_blendstage()
Ddpu_hw_mdss.h118 SSPP_VIG1, enumerator
Ddpu_hw_interrupts.c392 { DPU_IRQ_TYPE_HIST_VIG_DONE, SSPP_VIG1, DPU_INTR_HIST_VIG_1_DONE, 2},
393 { DPU_IRQ_TYPE_HIST_VIG_RSTSEQ, SSPP_VIG1,
Ddpu_hw_catalog.c202 SSPP_VIG_BLK("sspp_1", SSPP_VIG1, 0x6000,