Home
last modified time | relevance | path

Searched refs:SCLK_UART3 (Results 1 – 20 of 20) sorted by relevance

/Linux-v4.19/include/dt-bindings/clock/
Dexynos7-clk.h101 #define SCLK_UART3 6 macro
Ds5pv210.h197 #define SCLK_UART3 172 macro
Drk3188-cru-common.h32 #define SCLK_UART3 67 macro
Dpx30-cru.h28 #define SCLK_UART3 26 macro
Drk3288-cru.h44 #define SCLK_UART3 80 macro
Drk3368-cru.h42 #define SCLK_UART3 80 macro
Drk3399-cru.h50 #define SCLK_UART3 84 macro
/Linux-v4.19/arch/arm/boot/dts/
Drk3xxx.dtsi388 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
Ds5pv210.dtsi372 <&clocks SCLK_UART3>;
Drk3288.dtsi455 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
/Linux-v4.19/drivers/clk/samsung/
Dclk-s5pv210.c716 GATE(SCLK_UART3, "sclk_uart3", "dout_uart3", CLK_SRC_MASK0, 15,
Dclk-exynos7.c781 GATE(SCLK_UART3, "sclk_uart3_user", "mout_sclk_uart3_user",
/Linux-v4.19/arch/arm64/boot/dts/exynos/
Dexynos7.dtsi252 <&clock_peric1 SCLK_UART3>;
/Linux-v4.19/drivers/clk/rockchip/
Dclk-rk3188.c278 MUX(SCLK_UART3, "sclk_uart3", mux_sclk_uart3_p, 0,
Dclk-rk3368.c273 MUX(SCLK_UART3, "sclk_uart3", mux_uart3_p, CLK_SET_RATE_PARENT,
Dclk-rk3288.c257 MUX(SCLK_UART3, "sclk_uart3", mux_uart3_p, CLK_SET_RATE_PARENT,
Dclk-px30.c668 GATE(SCLK_UART3, "clk_uart3", "clk_uart3_mux", CLK_SET_RATE_PARENT,
Dclk-rk3399.c280 MUX(SCLK_UART3, "clk_uart3", mux_uart3_p, CLK_SET_RATE_PARENT,
/Linux-v4.19/arch/arm64/boot/dts/rockchip/
Drk3368.dtsi380 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
Drk3399.dtsi640 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;