Home
last modified time | relevance | path

Searched refs:SCLK_I2S1 (Results 1 – 19 of 19) sorted by relevance

/Linux-v4.19/include/dt-bindings/clock/
Ds3c2443.h36 #define SCLK_I2S1 19 macro
Dexynos7-clk.h120 #define SCLK_I2S1 25 macro
Drk3188-cru-common.h41 #define SCLK_I2S1 76 macro
Drk3128-cru.h38 #define SCLK_I2S1 81 macro
Drk3228-cru.h37 #define SCLK_I2S1 81 macro
Drv1108-cru.h35 #define SCLK_I2S1 76 macro
Dpx30-cru.h22 #define SCLK_I2S1 20 macro
Drk3328-cru.h40 #define SCLK_I2S1 42 macro
/Linux-v4.19/drivers/clk/samsung/
Dclk-s3c2443.c335 GATE(SCLK_I2S1, "sclk_i2s1", "div_i2s1", SCLKCON, 5, 0, 0),
Dclk-exynos7.c793 GATE(SCLK_I2S1, "sclk_i2s1_user", "sclk_i2s1",
/Linux-v4.19/drivers/clk/rockchip/
Dclk-rk3128.c381 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
Dclk-rk3228.c442 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
Dclk-rk3188.c558 MUX(SCLK_I2S1, "sclk_i2s1", mux_sclk_i2s1_p, 0,
Dclk-rk3328.c394 GATE(SCLK_I2S1, "clk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
Dclk-rv1108.c529 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
Dclk-px30.c609 GATE(SCLK_I2S1, "clk_i2s1", "clk_i2s1_mux", CLK_SET_RATE_PARENT,
/Linux-v4.19/arch/arm/boot/dts/
Drk3066a.dtsi87 clocks = <&cru HCLK_I2S1>, <&cru SCLK_I2S1>;
Drk322x.dtsi153 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
/Linux-v4.19/arch/arm64/boot/dts/rockchip/
Drk3328.dtsi189 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;