| /Linux-v4.19/arch/arm/boot/dts/ |
| D | s3c2416.dtsi | 75 clocks = <&clocks PCLK_UART3>, <&clocks PCLK_UART3>,
|
| D | s3c64xx.dtsi | 159 clocks = <&clocks PCLK_UART3>, <&clocks PCLK_UART3>,
|
| D | rk3xxx.dtsi | 388 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
|
| D | rk3288.dtsi | 455 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
|
| /Linux-v4.19/include/dt-bindings/clock/ |
| D | s3c2443.h | 74 #define PCLK_UART3 75 macro
|
| D | samsung,s3c64xx-clock.h | 88 #define PCLK_UART3 70 macro
|
| D | exynos7-clk.h | 98 #define PCLK_UART3 3 macro
|
| D | rk3188-cru-common.h | 96 #define PCLK_UART3 335 macro
|
| D | px30-cru.h | 152 #define PCLK_UART3 331 macro
|
| D | rk3368-cru.h | 136 #define PCLK_UART3 344 macro
|
| D | rk3288-cru.h | 145 #define PCLK_UART3 344 macro
|
| D | rk3399-cru.h | 259 #define PCLK_UART3 355 macro
|
| /Linux-v4.19/drivers/clk/samsung/ |
| D | clk-s3c2443.c | 180 GATE(PCLK_UART3, "uart3", "pclk", PCLKCON, 3, 0, 0),
196 ALIAS(PCLK_UART3, "s3c2440-uart.3", "uart"),
200 ALIAS(PCLK_UART3, "s3c2440-uart.3", "clk_uart_baud2"),
|
| D | clk-s3c64xx.c | 302 GATE_BUS(PCLK_UART3, "pclk_uart3", "pclk", PCLK_GATE, 4),
407 ALIAS(PCLK_UART3, "s3c6400-uart.3", "uart"),
|
| D | clk-exynos7.c | 758 GATE(PCLK_UART3, "pclk_uart3", "mout_aclk_peric1_66_user",
|
| /Linux-v4.19/arch/arm64/boot/dts/exynos/ |
| D | exynos7.dtsi | 251 clocks = <&clock_peric1 PCLK_UART3>,
|
| /Linux-v4.19/drivers/clk/rockchip/ |
| D | clk-rk3188.c | 530 GATE(PCLK_UART3, "pclk_uart3", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 3, GFLAGS),
|
| D | clk-rk3368.c | 803 GATE(PCLK_UART3, "pclk_uart3", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 9, GFLAGS),
|
| D | clk-rk3288.c | 726 GATE(PCLK_UART3, "pclk_uart3", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 11, GFLAGS),
|
| D | clk-px30.c | 816 GATE(PCLK_UART3, "pclk_uart3", "pclk_bus_pre", 0, PX30_CLKGATE_CON(14), 7, GFLAGS),
|
| D | clk-rk3399.c | 1038 GATE(PCLK_UART3, "pclk_uart3", "pclk_perilp1", 0, RK3399_CLKGATE_CON(22), 3, GFLAGS),
|
| /Linux-v4.19/arch/arm64/boot/dts/rockchip/ |
| D | rk3368.dtsi | 380 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
|
| D | rk3399.dtsi | 640 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
|
