Home
last modified time | relevance | path

Searched refs:IS_CHERRYVIEW (Results 1 – 25 of 33) sorted by relevance

12

/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_dp.c548 if (IS_CHERRYVIEW(dev_priv)) in vlv_power_sequencer_kick()
560 release_cl_override = IS_CHERRYVIEW(dev_priv) && in vlv_power_sequencer_kick()
563 if (vlv_force_pll_on(dev_priv, pipe, IS_CHERRYVIEW(dev_priv) ? in vlv_power_sequencer_kick()
782 if (WARN_ON(!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv) && in intel_power_sequencer_reset()
829 else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_pps_get_registers()
875 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in edp_notify_handler()
902 if ((IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) && in edp_have_panel_power()
915 if ((IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) && in edp_have_panel_vdd()
1564 } else if (IS_CHERRYVIEW(dev_priv)) { in intel_dp_set_clock()
2011 if (IS_CHERRYVIEW(dev_priv)) in intel_dp_prepare()
[all …]
Dintel_pipe_crc.c146 if (!IS_CHERRYVIEW(dev_priv)) in vlv_pipe_crc_ctl_reg()
434 else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in get_new_crc_ctl_reg()
503 else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_crtc_set_crc_source()
Dintel_lpe_audio.c115 pdata->num_ports = IS_CHERRYVIEW(dev_priv) ? 3 : 2; /* B,C,D or B,C */ in lpe_audio_platdev_create()
179 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in lpe_audio_detect()
Di915_sysfs.c266 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in gt_act_freq_mhz_show()
597 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in i915_setup_sysfs()
618 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in i915_setup_sysfs()
634 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in i915_teardown_sysfs()
Di915_drv.c521 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_setup_mchbar()
785 if (IS_CHERRYVIEW(dev_priv)) { in intel_init_dpio()
1644 else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in i915_drm_suspend_late()
1828 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in i915_drm_resume_early()
2531 if (!IS_CHERRYVIEW(dev_priv)) in vlv_suspend_complete()
2562 if (!IS_CHERRYVIEW(dev_priv)) in vlv_resume_prepare()
2616 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_runtime_suspend()
2669 if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) in intel_runtime_suspend()
2704 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_runtime_resume()
2726 if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) in intel_runtime_resume()
Dintel_cdclk.c486 if (IS_CHERRYVIEW(dev_priv)) in vlv_program_pfi_credits()
493 if (IS_CHERRYVIEW(dev_priv)) in vlv_program_pfi_credits()
2154 else if (IS_CHERRYVIEW(dev_priv)) in intel_pixel_rate_to_cdclk()
2557 else if (IS_CHERRYVIEW(dev_priv)) in intel_compute_max_dotclk()
2623 } else if (IS_CHERRYVIEW(dev_priv)) { in intel_update_max_cdclk()
2657 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_update_cdclk()
2763 else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_update_rawclk()
2780 if (IS_CHERRYVIEW(dev_priv)) { in intel_init_cdclk_hooks()
2821 else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_init_cdclk_hooks()
Dintel_workarounds.c524 else if (IS_CHERRYVIEW(dev_priv)) in intel_ctx_workarounds_init()
916 else if (IS_CHERRYVIEW(dev_priv)) in intel_gt_workarounds_apply()
1028 else if (IS_CHERRYVIEW(i915)) in whitelist_build()
Dintel_sprite.c83 bool need_vlv_dsi_wa = (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) && in intel_pipe_update_start()
567 if (IS_CHERRYVIEW(dev_priv) && pipe == PIPE_B) in vlv_update_plane()
1076 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_check_sprite_plane()
1154 if ((IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) && in intel_sprite_set_colorkey_ioctl()
1550 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_sprite_plane_create()
1607 } else if (IS_CHERRYVIEW(dev_priv) && pipe == PIPE_B) { in intel_sprite_plane_create()
Dvlv_dsi_pll.c69 if (IS_CHERRYVIEW(dev_priv)) { in dsi_calc_mnp()
272 int refclk = IS_CHERRYVIEW(dev_priv) ? 100000 : 25000; in vlv_dsi_get_pclk()
Dintel_audio.c502 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in ilk_audio_codec_disable()
561 IS_CHERRYVIEW(dev_priv)) { in ilk_audio_codec_enable()
716 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_init_audio_hooks()
Dintel_atomic_plane.c154 if (IS_CHERRYVIEW(dev_priv) && in intel_plane_atomic_check_with_state()
Dintel_hdmi.c671 else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_hdmi_set_gcp_infoframe()
1166 else if (IS_CHERRYVIEW(dev_priv)) in intel_hdmi_prepare()
1538 if (IS_CHERRYVIEW(dev_priv) && clock > 216000 && clock < 240000) in hdmi_port_clock_valid()
2292 if (IS_CHERRYVIEW(dev_priv)) in intel_hdmi_ddc_pin()
2314 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_infoframe_init()
2437 if (IS_CHERRYVIEW(dev_priv)) { in intel_hdmi_init()
2461 if (IS_CHERRYVIEW(dev_priv)) { in intel_hdmi_init()
Dvlv_dsi.c836 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_dsi_pre_enable()
1051 if ((IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) && in intel_dsi_get_hw_state()
1425 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_dsi_prepare()
1694 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_dsi_get_panel_orientation()
1825 if ((IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) && in vlv_dsi_init()
Dintel_uncore.c518 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in check_for_unclaimed_mmio()
535 if (IS_CHERRYVIEW(dev_priv)) { in __intel_uncore_early_sanitize()
871 IS_CHERRYVIEW(dev_priv) || \
1442 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_uncore_fw_domains_init()
1576 if (IS_CHERRYVIEW(dev_priv)) { in intel_uncore_init()
Dintel_display.c223 if (!(IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))) in intel_update_czclk()
623 !IS_CHERRYVIEW(dev_priv) && !IS_GEN9_LP(dev_priv)) in intel_PLL_is_valid()
627 if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv) && in intel_PLL_is_valid()
858 if (IS_CHERRYVIEW(to_i915(dev))) { in vlv_PLL_is_optimal()
1234 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in assert_panel_unlocked()
2037 IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_linear_alignment()
3342 } else if (IS_CHERRYVIEW(dev_priv) && i9xx_plane == PLANE_B) { in i9xx_update_plane()
6004 if (IS_CHERRYVIEW(dev_priv) && pipe == PIPE_B) { in valleyview_crtc_enable()
6019 if (IS_CHERRYVIEW(dev_priv)) { in valleyview_crtc_enable()
6145 if (IS_CHERRYVIEW(dev_priv)) in i9xx_crtc_disable()
[all …]
Dintel_device_info.c771 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in intel_device_info_runtime_init()
843 else if (IS_CHERRYVIEW(dev_priv)) in intel_device_info_runtime_init()
Dintel_pm.c355 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in _intel_set_memory_cxsr()
445 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_set_memory_cxsr()
999 if (IS_CHERRYVIEW(dev_priv)) { in vlv_write_wm_values()
1593 if (IS_CHERRYVIEW(dev_priv)) { in vlv_setup_wm_latency()
5662 if (IS_CHERRYVIEW(dev_priv)) { in vlv_read_wm_values()
5858 if (IS_CHERRYVIEW(dev_priv)) { in vlv_wm_get_hw_state()
6461 if (WARN_ONCE(IS_CHERRYVIEW(dev_priv) && (val & 1), in valleyview_set_rps()
6560 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in gen6_rps_idle()
6618 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_set_rps()
8168 if (IS_CHERRYVIEW(dev_priv)) in intel_init_gt_powersave()
[all …]
Di915_irq.c1316 adj = IS_CHERRYVIEW(dev_priv) ? 2 : 1; in gen6_pm_rps_work()
1332 adj = IS_CHERRYVIEW(dev_priv) ? -2 : -1; in gen6_pm_rps_work()
2036 IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in i9xx_hpd_irq_ack()
2074 IS_CHERRYVIEW(dev_priv)) { in i9xx_hpd_irq_handler()
3493 if (IS_CHERRYVIEW(dev_priv)) in vlv_display_irq_reset()
3525 if (IS_CHERRYVIEW(dev_priv)) in vlv_display_irq_postinstall()
4817 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_irq_init()
4825 if (IS_CHERRYVIEW(dev_priv)) { in intel_irq_init()
Di915_debugfs.c711 if (IS_CHERRYVIEW(dev_priv)) { in i915_interrupt_info()
1077 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { in i915_frequency_info()
1623 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in i915_drpc_info()
1770 else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in i915_sr_status()
3760 if (IS_CHERRYVIEW(dev_priv)) in wm_latency_show()
3780 IS_CHERRYVIEW(dev_priv) || in wm_latency_show()
3880 if (IS_CHERRYVIEW(dev_priv)) in wm_latency_write()
4469 if (IS_CHERRYVIEW(dev_priv)) { in i915_sseu_status()
Dintel_dsi_vbt.c350 else if (IS_CHERRYVIEW(dev_priv)) in mipi_exec_gpio()
Dintel_hdcp.c734 !IS_CHERRYVIEW(dev_priv) && port < PORT_E); in is_hdcp_supported()
Dintel_color.c651 if (IS_CHERRYVIEW(dev_priv)) { in intel_color_init()
Dintel_i2c.c825 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) in intel_setup_gmbus()
Di915_gem_gtt.c1677 if (IS_CHERRYVIEW(i915) || IS_BROXTON(i915)) in gen8_ppgtt_create()
2222 else if (IS_CHERRYVIEW(dev_priv)) in gtt_write_workarounds()
3367 else if (IS_CHERRYVIEW(dev_priv) || IS_GEN9_LP(dev_priv)) in setup_private_pat()
3404 if (IS_CHERRYVIEW(dev_priv)) in gen8_gmch_probe()
/Linux-v4.19/drivers/gpu/drm/i915/selftests/
Dintel_uncore.c131 !IS_CHERRYVIEW(dev_priv)) in intel_uncore_check_forcewake_domains()

12