Home
last modified time | relevance | path

Searched refs:HCLK_RGA (Results 1 – 21 of 21) sorted by relevance

/Linux-v4.19/Documentation/devicetree/bindings/media/
Drockchip-rga.txt28 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
/Linux-v4.19/include/dt-bindings/clock/
Drk3188-cru-common.h135 #define HCLK_RGA 466 macro
Drk3128-cru.h146 #define HCLK_RGA 467 macro
Drk3228-cru.h144 #define HCLK_RGA 467 macro
Drv1108-cru.h163 #define HCLK_RGA 335 macro
Dpx30-cru.h127 #define HCLK_RGA 253 macro
Drk3288-cru.h197 #define HCLK_RGA 470 macro
Drk3328-cru.h208 #define HCLK_RGA 340 macro
Drk3368-cru.h181 #define HCLK_RGA 470 macro
Drk3399-cru.h334 #define HCLK_RGA 485 macro
/Linux-v4.19/drivers/clk/rockchip/
Dclk-rk3128.c481 GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK2928_CLKGATE_CON(6), 10, GFLAGS),
Dclk-rk3228.c558 GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0, RK2928_CLKGATE_CON(13), 1, GFLAGS),
Dclk-rk3188.c469 GATE(HCLK_RGA, "hclk_rga", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 10, GFLAGS),
Dclk-rk3328.c725 GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0, RK3328_CLKGATE_CON(21), 11, GFLAGS),
Dclk-rv1108.c463 GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0,
Dclk-rk3368.c749 GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK3368_CLKGATE_CON(16), 1, GFLAGS),
Dclk-rk3288.c765 GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 1, GFLAGS),
Dclk-px30.c793 GATE(HCLK_RGA, "hclk_rga", "hclk_vo_pre", 0, PX30_CLKGATE_CON(3), 8, GFLAGS),
Dclk-rk3399.c811 GATE(HCLK_RGA, "hclk_rga", "hclk_rga_pre", 0,
/Linux-v4.19/arch/arm/boot/dts/
Drk3288.dtsi773 <&cru HCLK_RGA>,
998 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA>;
/Linux-v4.19/arch/arm64/boot/dts/rockchip/
Drk3399.dtsi957 <&cru HCLK_RGA>;
1238 clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;