Home
last modified time | relevance | path

Searched refs:GIC (Results 1 – 25 of 55) sorted by relevance

123

/Linux-v4.19/Documentation/devicetree/bindings/interrupt-controller/
Dmips-gic.txt1 MIPS Global Interrupt Controller (GIC)
3 The MIPS GIC routes external interrupts to individual VPEs and IRQ pins.
5 interrupts which can be used as IPIs. The GIC also includes a free-running
15 - The second cell is the GIC interrupt number.
21 - reg : Base address and length of the GIC registers. If not present,
24 to which the GIC may not route interrupts. Valid values are 2 - 7.
26 - mti,reserved-ipi-vectors : Specifies the range of GIC interrupts that are
35 - interrupts : Interrupt for the GIC local timer.
38 - clocks : GIC timer operating clock.
39 - clock-frequency : Clock frequency at which the GIC timers operate.
Darm,gic.txt3 ARM SMP cores are often associated with a GIC, providing per processor
7 Primary GIC is attached directly to the CPU and typically has PPIs and SGIs.
45 the 8 possible cpus attached to the GIC. A bit set to '1' indicated
52 - reg : Specifies base physical address(s) and size of the GIC registers. The
53 first region is the GIC distributor register base and size. The 2nd region is
54 the GIC cpu interface register base and size.
58 secondary GICs, or VGIC maintenance interrupt on primary GIC (see
62 regions, used when the GIC doesn't have banked registers. The offset is
67 - clock-names : List of names for the GIC clock input(s). Valid clock names
68 depend on the GIC variant:
[all …]
Dmarvell,gicp.txt4 GICP is a Marvell extension of the GIC that allows to trigger GIC SPI
7 into GIC SPI interrupts.
15 - marvell,spi-ranges: tuples of GIC SPI interrupts ranges available
Dbrcm,bcm7120-l2-intc.txt4 is hooked to a parent interrupt controller: e.g: ARM GIC for ARM-based
24 2nd level interrupt line Outputs for the parent controller (e.g: ARM GIC)
26 0 -----[ MUX ] ------------|==========> GIC interrupt 75
29 1 -----[ MUX ] --------)---|==========> GIC interrupt 76
32 2 -----[ MUX ] --------)---|==========> GIC interrupt 77
38 7 ---------------------|---|===========> GIC interrupt 66
44 |===========> GIC interrupt 64
Dqcom,pdc.txt7 well detect interrupts when the GIC is non-operational.
9 GIC is parent interrupt controller at the highest level. Platform interrupt
13 with the GIC interrupt. See example below.
50 The second element is the GIC hwirq number for the PDC port.
64 DT binding of a device that wants to use the GIC SPI 514 as a wakeup
Dti,omap4-wugen-mpu4 routes interrupts to the GIC, and also serves as a wakeup source. It
18 - Because this HW ultimately routes interrupts to the GIC, the
19 interrupt specifier must be that of the GIC.
Dsocionext,uniphier-aidet.txt3 UniPhier AIDET (ARM Interrupt Detector) is an add-on block for ARM GIC (Generic
4 Interrupt Controller). GIC itself can handle only high level and rising edge
22 (corresponds to the SPI interrupt number of GIC). The second cell specifies
Dmediatek,cirq.txt4 work outside MCUSYS which comprises with Cortex-Ax cores,CCI and GIC.
6 to GIC in MCUSYS. When CIRQ is enabled, it will record the edge-sensitive
18 - #interrupt-cells : Use the same format as specified by GIC in arm,gic.txt.
Dnvidia,tegra20-ictlr.txt4 interrupts to the GIC, and also serves as a wakeup source. It is also
25 - Because this HW ultimately routes interrupts to the GIC, the
26 interrupt specifier must be that of the GIC.
Darm,gic-v3.txt39 - reg : Specifies base physical address(s) and size of the GIC
41 - GIC Distributor interface (GICD)
42 - GIC Redistributors (GICR), one range per redistributor region
43 - GIC CPU interface (GICC)
44 - GIC Hypervisor interface (GICH)
45 - GIC Virtual CPU interface (GICV)
96 The main GIC node must contain the appropriate #address-cells,
Dmarvell,icu.txt6 communicating them to the GIC in the AP, the unit translates interrupt
7 requests on input wires to MSG memory mapped transactions to the GIC.
34 - msi-parent: Should point to the GICP controller, the GIC extension
Dmarvell,armada-8k-pic.txt6 typically connected to the GIC as the primary interrupt controller.
15 typically the GIC
Dmarvell,odmi-controller.txt23 - marvell,spi-base : List of GIC base SPI interrupts, one for each
27 for details about the GIC Device Tree binding.
Dmarvell,armada-370-xp-mpic.txt24 connected as a slave to the Cortex-A9 GIC. The provided interrupt
25 indicate to which GIC interrupt the MPIC output is connected.
Dmediatek,sysirq.txt3 Mediatek SOCs sysirq support controllable irq inverter for each GIC SPI
24 - #interrupt-cells : Use the same format as specified by GIC in arm,gic.txt.
Dfsl,ls-scfg-msi.txt17 is hooked to a parent interrupt controller: e.g: ARM GIC for ARM-based
/Linux-v4.19/arch/mips/boot/dts/mti/
Dsead3.dts64 interrupts = <GIC_SHARED 0 IRQ_TYPE_LEVEL_HIGH>; /* GIC 0 or CPU 6 */
227 interrupts = <GIC_SHARED 3 IRQ_TYPE_LEVEL_HIGH>; /* GIC 3 or CPU 4 */
242 interrupts = <GIC_SHARED 2 IRQ_TYPE_LEVEL_HIGH>; /* GIC 2 or CPU 4 */
253 interrupts = <GIC_SHARED 0 IRQ_TYPE_LEVEL_HIGH>; /* GIC 0 or CPU 6 */
/Linux-v4.19/drivers/net/ethernet/renesas/
Dravb_ptp.c194 ravb_modify(ndev, GIC, GIC_PTCE, on ? GIC_PTCE : 0); in ravb_ptp_extts()
246 ravb_modify(ndev, GIC, GIC_PTME, GIC_PTME); in ravb_ptp_perout()
258 ravb_modify(ndev, GIC, GIC_PTME, 0); in ravb_ptp_perout()
300 gis &= ravb_read(ndev, GIC); in ravb_ptp_interrupt()
344 ravb_write(ndev, 0, GIC); in ravb_ptp_stop()
/Linux-v4.19/Documentation/virtual/kvm/devices/
Darm-vgic.txt22 Base address in the guest physical address space of the GIC distributor
27 Base address in the guest physical address space of the GIC virtual cpu
93 a GIC without the security extensions expose group 0 and group 1 active
111 this GIC instance, ranging from 64 to 1024, in increments of 32.
115 -EBUSY: Value has already be set, or GIC has already been initialized
Dvcpu.txt30 Returns: -ENODEV: PMUv3 not supported or GIC not initialized
36 virtual GIC implementation, this must be done after initializing the in-kernel
51 in-kernel virtual GIC. These must be a PPI (16 <= intid < 32). Setting the
/Linux-v4.19/Documentation/devicetree/bindings/arm/freescale/
Dfsl,vf610-mscm-ir.txt19 Flags get passed only when using GIC as parent. Flags
20 encoding as documented by the GIC bindings.
/Linux-v4.19/arch/arm/boot/dts/
Darm-realview-eb.dts34 * This is the core tile with the CPU and GIC etc for the
64 * to the GIC on the core tile.
Darm-realview-eb-mp.dtsi119 * to the GIC on the core tile.
181 * GIC.
/Linux-v4.19/Documentation/devicetree/bindings/timer/
Darm,arch_timer.txt7 The per-core architected timer is attached to a GIC to deliver its
8 per-processor interrupts via PPIs. The memory mapped timer is attached to a GIC
Darm,twd.txt7 The TWD is usually attached to a GIC to deliver its two per-processor

123