Home
last modified time | relevance | path

Searched refs:DPIO_PHY1 (Results 1 – 7 of 7) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_runtime_pm.c1152 if (!dev_priv->chv_phy_assert[DPIO_PHY1]) in assert_chv_phy_status()
1153 phy_status_mask &= ~(PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0) | in assert_chv_phy_status()
1154 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 0) | in assert_chv_phy_status()
1155 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 1)); in assert_chv_phy_status()
1199 phy_status |= PHY_POWERGOOD(DPIO_PHY1); in assert_chv_phy_status()
1202 if ((phy_control & PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1, DPIO_CH0)) == 0) in assert_chv_phy_status()
1203 phy_control |= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1, DPIO_CH0); in assert_chv_phy_status()
1206 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1, DPIO_CH0))) in assert_chv_phy_status()
1207 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0); in assert_chv_phy_status()
1210 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY1, DPIO_CH0))) in assert_chv_phy_status()
[all …]
Dintel_dpio_phy.c159 .rcomp_phy = DPIO_PHY1,
167 [DPIO_PHY1] = {
181 .rcomp_phy = DPIO_PHY1,
189 [DPIO_PHY1] = {
201 .rcomp_phy = DPIO_PHY1,
Dintel_display.h171 DPIO_PHY1, enumerator
Dintel_drv.h1213 return DPIO_PHY1; in vlv_dport_to_phy()
Di915_drv.c787 DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO; in intel_init_dpio()
/Linux-v4.19/drivers/gpu/drm/i915/gvt/
Dhandlers.c1599 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) &= in bxt_gt_disp_pwron_write()
1601 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) |= in bxt_gt_disp_pwron_write()
3091 MMIO_DH(BXT_PHY_CTL_FAMILY(DPIO_PHY1), D_BXT, in init_bxt_mmio_info()
3113 MMIO_D(BXT_PORT_CL1CM_DW0(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3114 MMIO_D(BXT_PORT_CL1CM_DW9(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3115 MMIO_D(BXT_PORT_CL1CM_DW10(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3116 MMIO_D(BXT_PORT_CL1CM_DW28(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3117 MMIO_D(BXT_PORT_CL1CM_DW30(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3118 MMIO_D(BXT_PORT_CL2CM_DW6(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3119 MMIO_D(BXT_PORT_REF_DW3(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
[all …]
Dmmio.c253 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) &= in intel_vgpu_reset_mmio()
257 vgpu_vreg_t(vgpu, BXT_PHY_CTL_FAMILY(DPIO_PHY1)) &= in intel_vgpu_reset_mmio()