Home
last modified time | relevance | path

Searched refs:ASPEED_IP_SCU (Results 1 – 4 of 4) sorted by relevance

/Linux-v4.19/drivers/pinctrl/aspeed/
Dpinctrl-aspeed.c18 [ASPEED_IP_SCU] = "SCU",
209 if (desc->ip == ASPEED_IP_SCU && desc->reg == HW_STRAP1 && in aspeed_sig_expr_set()
213 if (desc->ip == ASPEED_IP_SCU && desc->reg == HW_STRAP2) in aspeed_sig_expr_set()
217 if (desc->ip == ASPEED_IP_SCU && desc->reg == HW_STRAP1) { in aspeed_sig_expr_set()
220 ret = regmap_read(maps[ASPEED_IP_SCU], in aspeed_sig_expr_set()
554 pdata->maps[ASPEED_IP_SCU] = syscon_node_to_regmap(parent->of_node); in aspeed_pinctrl_probe()
555 if (IS_ERR(pdata->maps[ASPEED_IP_SCU])) { in aspeed_pinctrl_probe()
557 return PTR_ERR(pdata->maps[ASPEED_IP_SCU]); in aspeed_pinctrl_probe()
668 rc = regmap_read(pdata->maps[ASPEED_IP_SCU], pconf->reg, &val); in aspeed_pin_config_get()
723 rc = regmap_update_bits(pdata->maps[ASPEED_IP_SCU], pconf->reg, in aspeed_pin_config_set()
Dpinctrl-aspeed.h235 #define ASPEED_IP_SCU 0 macro
338 SIG_DESC_IP_BIT(ASPEED_IP_SCU, reg, idx, val)
349 #define SIG_DESC_SET(reg, idx) SIG_DESC_IP_BIT(ASPEED_IP_SCU, reg, idx, 1)
Dpinctrl-aspeed-g5.c30 #define COND1 { ASPEED_IP_SCU, SCU90, BIT(6), 0, 0 }
31 #define COND2 { ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 0, 0 }
487 { ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 1, 0 }
489 { ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 2, 0 }
491 { ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 3, 0 }
655 #define VPIOFF0_DESC { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 0, 0 }
656 #define VPIOFF1_DESC { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 1, 0 }
657 #define VPI24_DESC { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 2, 0 }
658 #define VPIRSVD_DESC { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 3, 0 }
984 #define VPOOFF0_DESC { ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 0, 0 }
[all …]
Dpinctrl-aspeed-g4.c440 #define BOOT_SRC_NOR { ASPEED_IP_SCU, HW_STRAP1, GENMASK(1, 0), 0, 0 }
501 { ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 1, 0 }
503 { ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 2, 0 }
505 { ASPEED_IP_SCU, HW_STRAP1, GENMASK(13, 12), 3, 0 }
653 #define VPI18_DESC { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 1, 0 }
654 #define VPI24_DESC { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 2, 0 }
655 #define VPI30_DESC { ASPEED_IP_SCU, SCU90, GENMASK(5, 4), 3, 0 }
1039 #define VPOOFF0_DESC { ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 0, 0 }
1040 #define VPO12_DESC { ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 1, 0 }
1041 #define VPO24_DESC { ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 2, 0 }
[all …]