Searched refs:APBC_UART1 (Results 1 – 9 of 9) sorted by relevance
| /Linux-v4.19/drivers/clk/mmp/ |
| D | clk-of-pxa168.c | 29 #define APBC_UART1 0x4 macro
132 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1…
154 …{PXA168_CLK_UART1, "uart1_clk", "uart1_mux", CLK_SET_RATE_PARENT, APBC_UART1, 0x3, 0x3, 0x0, 0, &u…
|
| D | clk-of-pxa910.c | 29 #define APBC_UART1 0x4 macro
130 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1…
152 …{PXA910_CLK_UART1, "uart1_clk", "uart1_mux", CLK_SET_RATE_PARENT, APBC_UART1, 0x3, 0x3, 0x0, 0, &u…
|
| D | clk-pxa910.c | 26 #define APBC_UART1 0x4 macro
218 apbc_base + APBC_UART1, 4, 3, 0, &clk_lock); in pxa910_clk_init()
223 apbc_base + APBC_UART1, 10, 0, &clk_lock); in pxa910_clk_init()
|
| D | clk-of-mmp2.c | 35 #define APBC_UART1 0x30 macro
143 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1…
169 …{MMP2_CLK_UART1, "uart1_clk", "uart1_mux", CLK_SET_RATE_PARENT, APBC_UART1, 0x7, 0x3, 0x0, 0, &uar…
|
| D | clk-pxa168.c | 26 #define APBC_UART1 0x4 macro
213 apbc_base + APBC_UART1, 4, 3, 0, &clk_lock); in pxa168_clk_init()
218 apbc_base + APBC_UART1, 10, 0, &clk_lock); in pxa168_clk_init()
|
| D | clk-mmp2.c | 32 #define APBC_UART1 0x30 macro
259 apbc_base + APBC_UART1, 4, 3, 0, &clk_lock); in mmp2_clk_init()
264 apbc_base + APBC_UART1, 10, 0, &clk_lock); in mmp2_clk_init()
|
| /Linux-v4.19/arch/arm/mach-mmp/ |
| D | clock-pxa910.c | 19 #define APBC_UART1 APBC_REG(0x004) macro
|
| D | clock-pxa168.c | 18 #define APBC_UART1 APBC_REG(0x000) macro
|
| D | clock-mmp2.c | 24 #define APBC_UART1 APBC_REG(0x02c) macro
|
