/Linux-v6.1/Documentation/devicetree/bindings/net/ |
D | lantiq,etop-xway.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/lantiq,etop-xway.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - John Crispin <john@phrozen.org> 14 pattern: "^ethernet@[0-9a-f]+$" 17 const: lantiq,etop-xway 24 - description: TX interrupt 25 - description: RX interrupt 27 interrupt-names: [all …]
|
D | snps,dwmac.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Alexandre Torgue <alexandre.torgue@foss.st.com> 11 - Giuseppe Cavallaro <peppe.cavallaro@st.com> 12 - Jose Abreu <joabreu@synopsys.com> 23 - snps,dwmac 24 - snps,dwmac-3.40a 25 - snps,dwmac-3.50a 26 - snps,dwmac-3.610 [all …]
|
D | snps,dwc-qos-ethernet.txt | 13 - compatible: One of: 14 - "axis,artpec6-eqos", "snps,dwc-qos-ethernet-4.10" 15 Represents the IP core when integrated into the Axis ARTPEC-6 SoC. 16 - "nvidia,tegra186-eqos", "snps,dwc-qos-ethernet-4.10" 18 - "snps,dwc-qos-ethernet-4.10" 20 "axis,artpec6-eqos", "snps,dwc-qos-ethernet-4.10". It is supported to be 22 - reg: Address and length of the register set for the device 23 - clocks: Phandle and clock specifiers for each entry in clock-names, in the 24 same order. See ../clock/clock-bindings.txt. 25 - clock-names: May contain any/all of the following depending on the IP [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/usb/ |
D | snps,dwc3.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Felipe Balbi <balbi@kernel.org> 14 be presented as a standalone DT node with an optional vendor-specific 18 - $ref: usb-drd.yaml# 19 - if: 25 - dr_mode 29 $ref: usb-xhci.yaml# 35 - const: snps,dwc3 [all …]
|
D | ci-hdrc-usb2.txt | 4 - compatible: should be one of: 5 "fsl,imx23-usb" 6 "fsl,imx27-usb" 7 "fsl,imx28-usb" 8 "fsl,imx6q-usb" 9 "fsl,imx6sl-usb" 10 "fsl,imx6sx-usb" 11 "fsl,imx6ul-usb" 12 "fsl,imx7d-usb" 13 "fsl,imx7ulp-usb" [all …]
|
/Linux-v6.1/drivers/net/ethernet/stmicro/stmmac/ |
D | dwmac1000_dma.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 This is the driver for the GMAC on-chip Ethernet controller for ST SoCs. 9 Copyright (C) 2007-2009 STMicroelectronics Ltd 24 pr_info("dwmac1000: Master AXI performs %s burst length\n", in dwmac1000_dma_axi() 27 if (axi->axi_lpi_en) in dwmac1000_dma_axi() 29 if (axi->axi_xit_frm) in dwmac1000_dma_axi() 33 value |= (axi->axi_wr_osr_lmt & DMA_AXI_WR_OSR_LMT_MASK) << in dwmac1000_dma_axi() 37 value |= (axi->axi_rd_osr_lmt & DMA_AXI_RD_OSR_LMT_MASK) << in dwmac1000_dma_axi() 40 /* Depending on the UNDEF bit the Master AXI will perform any burst in dwmac1000_dma_axi() 41 * length according to the BLEN programmed (by default all BLEN are in dwmac1000_dma_axi() [all …]
|
D | dwmac1000.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 Copyright (C) 2007-2009 STMicroelectronics Ltd 23 #define GMAC_WAKEUP_FILTER 0x00000028 /* Wake-up Frame Filter */ 67 #define LPI_CTRL_STATUS_LPITXA 0x00080000 /* Enable LPI TX Automate */ 79 #define GMAC_ADDR_HIGH(reg) ((reg > 15) ? 0x00000800 + (reg - 16) * 8 : \ 81 #define GMAC_ADDR_LOW(reg) ((reg > 15) ? 0x00000804 + (reg - 16) * 8 : \ 108 #define GMAC_CONTROL_BE 0x00200000 /* Frame Burst Enable */ 119 #define GMAC_CONTROL_LM 0x00001000 /* Loop-back mode */ 152 #define GMAC_FLOW_CTRL_TFE 0x00000002 /* Tx Flow Control Enable */ 158 #define GMAC_DEBUG_TXFSTS BIT(24) /* MTL Tx FIFO Not Empty Status */ [all …]
|
D | dwmac4_dma.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * This is the driver for the GMAC on-chip Ethernet controller for ST SoCs. 22 pr_info("dwmac4: Master AXI performs %s burst length\n", in dwmac4_dma_axi() 25 if (axi->axi_lpi_en) in dwmac4_dma_axi() 27 if (axi->axi_xit_frm) in dwmac4_dma_axi() 31 value |= (axi->axi_wr_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi() 35 value |= (axi->axi_rd_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi() 38 /* Depending on the UNDEF bit the Master AXI will perform any burst in dwmac4_dma_axi() 39 * length according to the BLEN programmed (by default all BLEN are in dwmac4_dma_axi() 43 switch (axi->axi_blen[i]) { in dwmac4_dma_axi() [all …]
|
/Linux-v6.1/Documentation/networking/device_drivers/ethernet/stmicro/ |
D | stmmac.rst | 1 .. SPDX-License-Identifier: GPL-2.0+ 13 - In This Release 14 - Feature List 15 - Kernel Configuration 16 - Command Line Parameters 17 - Driver Information and Notes 18 - Debug Information 19 - Support 33 (and older) and DesignWare(R) Cores Ethernet Quality-of-Service version 4.0 35 DesignWare(R) Cores XGMAC - 10G Ethernet MAC and DesignWare(R) Cores [all …]
|
/Linux-v6.1/drivers/net/ethernet/atheros/atlx/ |
D | atl1.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * Copyright(c) 2005 - 2006 Attansic Corporation. All rights reserved. 4 * Copyright(c) 2006 - 2007 Chris Snook <csnook@redhat.com> 5 * Copyright(c) 2006 - 2008 Jay Cliburn <jcliburn@gmail.com> 8 * Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved. 82 /* Wake-On-Lan control register */ 89 /* WOL Length ( 2 DWORD ) */ 215 /* RX/TX count-down timer to trigger CMB-write. 2us resolution. */ 265 /* Normal Interrupt mask without RX/TX enabled */ 302 #define AUTONEG_ADVERTISE_SPEED_DEFAULT 0x002F /* All but 1000-Half */ [all …]
|
/Linux-v6.1/arch/mips/lantiq/xway/ |
D | dma.c | 1 // SPDX-License-Identifier: GPL-2.0-only 10 #include <linux/dma-mapping.h> 36 #define DMA_TX BIT(8) /* TX channel direction */ 44 #define DMA_PCTRL_2W_BURST 0x1 /* 2 word burst length */ 45 #define DMA_PCTRL_4W_BURST 0x2 /* 4 word burst length */ 46 #define DMA_PCTRL_8W_BURST 0x3 /* 8 word burst length */ 47 #define DMA_TX_BURST_SHIFT 4 /* tx burst shift */ 48 #define DMA_RX_BURST_SHIFT 2 /* rx burst shift */ 66 ltq_dma_w32(ch->nr, LTQ_DMA_CS); in ltq_dma_enable_irq() 67 ltq_dma_w32_mask(0, 1 << ch->nr, LTQ_DMA_IRNEN); in ltq_dma_enable_irq() [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/dma/ |
D | img-mdc-dma.txt | 1 * IMG Multi-threaded DMA Controller (MDC) 4 - compatible: Must be "img,pistachio-mdc-dma". 5 - reg: Must contain the base address and length of the MDC registers. 6 - interrupts: Must contain all the per-channel DMA interrupts. 7 - clocks: Must contain an entry for each entry in clock-names. 8 See ../clock/clock-bindings.txt for details. 9 - clock-names: Must include the following entries: 10 - sys: MDC system interface clock. 11 - img,cr-periph: Must contain a phandle to the peripheral control syscon 13 - img,max-burst-multiplier: Must be the maximum supported burst size multiplier. [all …]
|
/Linux-v6.1/drivers/net/ethernet/broadcom/ |
D | bcm4908_enet.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 60 #define ENET_DMA_CH1_CFG 0xa10 /* TX */ 62 #define ENET_DMA_CH1_STATE_RAM 0xc10 /* TX */ 67 #define ENET_DMA_CH_CFG_BURST_HALT 0x00000004 /* idle after finish current memory burst */ 74 #define ENET_DMA_CH_CFG_MAX_BURST 0x0c /* max burst length permitted */ 86 #define DMA_CTL_STATUS_PRIO 0x00000C00 /* Prio for Tx */
|
D | bcm63xx_enet.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 19 /* maximum burst len for dma (4 bytes unit) */ 23 /* tx transmit threshold (4 bytes unit), fifo is 256 bytes, the value 24 * must be low enough so that a DMA transfer of above burst length can 29 * hardware maximum rx/tx packet size including FCS, max mtu is 204 /* hw view of rx & tx dma ring */ 208 /* allocated size (in bytes) for rx & tx dma ring */ 253 /* dma channel id for tx */ 256 /* number of dma desc in tx ring */ 259 /* maximum dma burst size */ [all …]
|
D | b44.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 17 #define B44_BIST_STAT 0x000CUL /* Built-In Self-Test Status */ 18 #define B44_WKUP_LEN 0x0010UL /* Wakeup Length */ 44 #define ISTAT_TX 0x01000000 /* TX Interrupt */ 56 #define B44_TXBURST 0x00A0UL /* TX Max Burst Length */ 57 #define B44_RXBURST 0x00A4UL /* RX Max Burst Length */ 71 #define B44_DMATX_CTRL 0x0200UL /* DMA TX Control */ 77 #define B44_DMATX_ADDR 0x0204UL /* DMA TX Descriptor Ring Address */ 78 #define B44_DMATX_PTR 0x0208UL /* DMA TX Last Posted Descriptor */ 79 #define B44_DMATX_STAT 0x020CUL /* DMA TX Current Active Desc. + Status */ [all …]
|
/Linux-v6.1/arch/arm/boot/dts/ |
D | artpec6.dtsi | 2 * Device Tree Source for the Axis ARTPEC-6 SoC 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/interrupt-controller/arm-gic.h> 44 #include <dt-bindings/dma/nbpfaxi.h> 45 #include <dt-bindings/clock/axis,artpec6-clkctrl.h> 48 #address-cells = <1>; 49 #size-cells = <1>; 51 interrupt-parent = <&intc>; 54 #address-cells = <1>; 55 #size-cells = <0>; [all …]
|
/Linux-v6.1/drivers/net/ethernet/ |
D | lantiq_etop.c | 1 // SPDX-License-Identifier: GPL-2.0-only 26 #include <linux/dma-mapping.h> 65 /* use 2 static channels for TX/RX */ 109 struct ltq_etop_priv *priv = netdev_priv(ch->netdev); in ltq_etop_alloc_skb() 111 ch->skb[ch->dma.desc] = netdev_alloc_skb(ch->netdev, MAX_DMA_DATA_LEN); in ltq_etop_alloc_skb() 112 if (!ch->skb[ch->dma.desc]) in ltq_etop_alloc_skb() 113 return -ENOMEM; in ltq_etop_alloc_skb() 114 ch->dma.desc_base[ch->dma.desc].addr = in ltq_etop_alloc_skb() 115 dma_map_single(&priv->pdev->dev, ch->skb[ch->dma.desc]->data, in ltq_etop_alloc_skb() 117 ch->dma.desc_base[ch->dma.desc].addr = in ltq_etop_alloc_skb() [all …]
|
/Linux-v6.1/drivers/usb/mtu3/ |
D | mtu3_gadget.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * mtu3_gadget.c - MediaTek usb3 DRD peripheral support 15 __releases(mep->mtu->lock) in mtu3_req_complete() 16 __acquires(mep->mtu->lock) in mtu3_req_complete() 19 struct mtu3 *mtu = mreq->mtu; in mtu3_req_complete() 21 list_del(&mreq->list); in mtu3_req_complete() 22 if (req->status == -EINPROGRESS) in mtu3_req_complete() 23 req->status = status; in mtu3_req_complete() 26 spin_unlock(&mtu->lock); in mtu3_req_complete() 29 if (mep->epnum) in mtu3_req_complete() [all …]
|
/Linux-v6.1/drivers/net/usb/ |
D | smsc95xx.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 4 * Copyright (C) 2007-2008 SMSC 11 /* Tx command words */ 17 #define TX_CMD_B_CSUM_ENABLE (0x00004000) /* TX Checksum Enable */ 20 #define TX_CMD_B_FRAME_LENGTH_ (0x000007FF) /* Frame Length (bytes) */ 24 #define RX_STS_FL_ (0x3FFF0000) /* Frame Length */ 27 #define RX_STS_LE_ (0x00001000) /* Length Error */ 38 /* SCSRs - System Control and Status Registers */ 53 #define INT_STS_TX_STOP_ (0x00020000) /* TX Stopped */ 57 #define INT_STS_TDFU_ (0x00002000) /* TX Data FIFO Underrun */ [all …]
|
/Linux-v6.1/include/linux/iio/imu/ |
D | adis.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 6 * Author: Lars-Peter Clausen <lars@metafoo.de> 25 * struct adis_timeouts - ADIS chip variant timeouts 26 * @reset_ms - Wait time after rst pin goes inactive 27 * @sw_reset_ms - Wait time after sw reset command 28 * @self_test_ms - Wait time after self test command 37 * struct adis_data - ADIS chip variant specific data 46 * @self_test_mask: Bitmask of supported self-test operations 48 * @self_test_no_autoclear: True if device's self-test needs clear of ctrl reg 55 * @burst_reg_cmd: Register command that triggers burst [all …]
|
/Linux-v6.1/drivers/net/ethernet/sun/ |
D | sunqe.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 15 #define GLOB_MSIZE 0x0cUL /* Local-memory Size */ 45 /* The following registers are for per-qe channel information/status. */ 49 #define CREG_TXDS 0x0cUL /* TX descriptor ring ptr */ 51 #define CREG_TIMASK 0x14UL /* TX Interrupt Mask */ 56 #define CREG_TXWBUFPTR 0x28UL /* Local memory tx write ptr */ 57 #define CREG_TXRBUFPTR 0x2cUL /* Local memory tx read ptr */ 59 #define CREG_PIPG 0x34UL /* Inter-Frame Gap */ 69 #define CREG_STAT_LCOLL 0x02000000 /* Late TX Collision */ 74 #define CREG_STAT_CCOFLOW 0x00100000 /* TX Coll-counter Overflow */ [all …]
|
/Linux-v6.1/drivers/net/wireless/ralink/rt2x00/ |
D | rt2x00queue.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 Copyright (C) 2004 - 2010 Ivo van Doorn <IvDoorn@gmail.com> 63 * @SKBDESC_DMA_MAPPED_TX: &skb_dma field has been mapped for TX 86 * @desc_len: Length of the frame descriptor. 87 * @tx_rate_idx: the index of the TX rate, used for TX status reporting 88 * @tx_rate_flags: the TX rate flags, used for TX status reporting 91 * of the scope of the skb->data pointer. 93 * @skb_dma: (PCI-only) the DMA address associated with the sk buffer. 112 * get_skb_frame_desc - Obtain the rt2x00 frame descriptor from a sk_buff. 119 return (struct skb_frame_desc *)&IEEE80211_SKB_CB(skb)->driver_data; in get_skb_frame_desc() [all …]
|
/Linux-v6.1/drivers/crypto/gemini/ |
D | sl3516-ce.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * sl3516-ce.h - hardware cryptographic offloader for cortina/gemini SoC 14 * It acts the same as a network hw, with both RX and TX chained descriptors. 71 /* the burst value is not documented in the datasheet */ 79 /* the burst value is not documented in the datasheet */ 91 * struct sl3516_ce_descriptor - descriptor for CE operations 101 * struct desc_frame_ctrl - Information for the current descriptor 126 * struct desc_flag_status - flag for this descriptor 141 * struct desc_next - describe chaining of descriptors 159 * struct control - The value of this register is used to set the [all …]
|
/Linux-v6.1/drivers/dma/dw-edma/ |
D | dw-edma-core.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (c) 2018-2019 Synopsys, Inc. and/or its affiliates. 17 #include <linux/dma-mapping.h> 19 #include "dw-edma-core.h" 20 #include "dw-edma-v0-core.h" 22 #include "../virt-dma.h" 27 return &dchan->dev->device; in dchan2dev() 33 return &chan->vc.chan.dev->device; in chan2dev() 44 struct dw_edma_burst *burst; in dw_edma_alloc_burst() local 46 burst = kzalloc(sizeof(*burst), GFP_NOWAIT); in dw_edma_alloc_burst() [all …]
|
/Linux-v6.1/drivers/usb/dwc3/ |
D | core.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * core.c - DesignWare USB3 DRD Controller Core file 5 * Copyright (C) 2010-2011 Texas Instruments Incorporated - https://www.ti.com 24 #include <linux/dma-mapping.h> 46 * dwc3_get_dr_mode - Validates and sets dr_mode 52 struct device *dev = dwc->dev; in dwc3_get_dr_mode() 55 if (dwc->dr_mode == USB_DR_MODE_UNKNOWN) in dwc3_get_dr_mode() 56 dwc->dr_mode = USB_DR_MODE_OTG; in dwc3_get_dr_mode() 58 mode = dwc->dr_mode; in dwc3_get_dr_mode() 59 hw_mode = DWC3_GHWPARAMS0_MODE(dwc->hwparams.hwparams0); in dwc3_get_dr_mode() [all …]
|