Home
last modified time | relevance | path

Searched +full:tegra194 +full:- +full:gte +full:- +full:lic (Results 1 – 4 of 4) sorted by relevance

/Linux-v6.1/Documentation/driver-api/hte/
Dtegra194-hte.rst1 .. SPDX-License-Identifier: GPL-2.0+
7 -----------
8 The Nvidia tegra194 HTE provider driver implements two GTE
9 (Generic Timestamping Engine) instances: 1) GPIO GTE and 2) LIC
10 (Legacy Interrupt Controller) IRQ GTE. Both GTE instances get the
15 GPIO GTE
16 --------
18 This GTE instance timestamps GPIO in real time. For that to happen GPIO
20 supports timestamping GPIOs in real time and it has 39 GPIO lines. The GPIO GTE
22 to be set in GPIO config register before GPIO GTE can be used, for that GPIOLIB
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/timestamp/
Dnvidia,tegra194-hte.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/timestamp/nvidia,tegra194-hte.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Tegra194 on chip generic hardware timestamping engine (HTE)
10 - Dipen Patel <dipenp@nvidia.com>
13 Tegra SoC has two instances of generic hardware timestamping engines (GTE)
14 known as GTE GPIO and GTE IRQ, which can monitor subset of GPIO and on chip
18 to enable or disable for the hardware timestamping. The GTE GPIO monitors
24 - nvidia,tegra194-gte-aon
[all …]
/Linux-v6.1/drivers/hte/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
18 tristate "NVIDIA Tegra194 HTE Support"
22 known as generic timestamping engine (GTE) support on NVIDIA Tegra194
23 systems-on-chip. The driver supports 352 LIC IRQs and 39 AON GPIOs
27 tristate "NVIDIA Tegra194 HTE Test"
30 The NVIDIA Tegra194 GTE test driver demonstrates how to use HTE
31 framework to timestamp GPIO and LIC IRQ lines.
Dhte-tegra194.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2021-2022 NVIDIA Corporation
29 #define NV_AON_SLICE_INVALID -1
77 #define HTE_SLICE_SIZE (HTE_SLICE1_TETEN - HTE_SLICE0_TETEN)
239 return readl(hte->regs + reg); in tegra_hte_readl()
245 writel(val, hte->regs + reg); in tegra_hte_writel()
255 return -EINVAL; in tegra_hte_map_to_line_id()
257 return -EINVAL; in tegra_hte_map_to_line_id()
278 return -EINVAL; in tegra_hte_line_xlate()
281 if (gc->of_hte_n_cells < 1) in tegra_hte_line_xlate()
[all …]