/Linux-v6.1/Documentation/devicetree/bindings/ipmi/ |
D | ipmi-smic.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/ipmi/ipmi-smic.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 12 - Corey Minyard <cminyard@mvista.com> 17 - ipmi-kcs 18 - ipmi-smic 19 - ipmi-bt 23 - const: "ipmi" 25 reg: [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/iio/frequency/ |
D | adi,adf4350.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Michael Hennerich <michael.hennerich@analog.com> 15 - adi,adf4350 16 - adi,adf4351 18 reg: 21 spi-max-frequency: 28 clock-names: 35 adi,channel-spacing: [all …]
|
/Linux-v6.1/drivers/char/ipmi/ |
D | ipmi_si_platform.c | 1 // SPDX-License-Identifier: GPL-2.0+ 56 /* For GPE-type interrupts. */ 62 ipmi_si_irq_handler(io->irq, io->irq_handler_data); in ipmi_acpi_gpe() 68 if (!io->irq) in acpi_gpe_irq_cleanup() 72 acpi_remove_gpe_handler(NULL, io->irq, &ipmi_acpi_gpe); in acpi_gpe_irq_cleanup() 79 if (!io->irq) in acpi_gpe_irq_setup() 83 io->irq, in acpi_gpe_irq_setup() 88 dev_warn(io->dev, in acpi_gpe_irq_setup() 90 io->irq); in acpi_gpe_irq_setup() 91 io->irq = 0; in acpi_gpe_irq_setup() [all …]
|
D | ipmi_plat_data.c | 1 // SPDX-License-Identifier: GPL-2.0+ 24 if (p->iftype == IPMI_PLAT_IF_SI) { in ipmi_platform_add() 25 if (p->type == SI_BT) in ipmi_platform_add() 27 else if (p->type != SI_TYPE_INVALID) in ipmi_platform_add() 30 if (p->regsize == 0) in ipmi_platform_add() 31 p->regsize = DEFAULT_REGSIZE; in ipmi_platform_add() 32 if (p->regspacing == 0) in ipmi_platform_add() 33 p->regspacing = p->regsize; in ipmi_platform_add() 35 pr[pidx++] = PROPERTY_ENTRY_U8("ipmi-type", p->type); in ipmi_platform_add() 36 } else if (p->iftype == IPMI_PLAT_IF_SSIF) { in ipmi_platform_add() [all …]
|
/Linux-v6.1/drivers/media/radio/ |
D | radio-tea5777.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 17 #include <media/v4l2-device.h> 18 #include <media/v4l2-dev.h> 19 #include <media/v4l2-fh.h> 20 #include <media/v4l2-ioctl.h> 21 #include <media/v4l2-event.h> 22 #include "radio-tea5777.h" 34 /* Write reg, common bits */ 76 /* Write reg, FM specific bits */ 93 /* Write reg, AM specific bits */ [all …]
|
D | radio-si476x.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * drivers/media/radio/radio-si476x.c -- V4L2 driver for SI476X chips 19 #include <media/v4l2-common.h> 20 #include <media/v4l2-ioctl.h> 21 #include <media/v4l2-ctrls.h> 22 #include <media/v4l2-event.h> 23 #include <media/v4l2-device.h> 25 #include <media/drv-intf/si476x.h> 26 #include <linux/mfd/si476x-core.h> 40 #define DRIVER_NAME "si476x-radio" [all …]
|
/Linux-v6.1/drivers/iio/frequency/ |
D | adf4350.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright 2012-2013 Analog Devices Inc. 36 struct regulator *reg; member 41 unsigned long chspc; /* Channel Spacing */ 78 for (i = ADF4350_REG5; i >= ADF4350_REG0; i--) { in adf4350_sync_config() 79 if ((st->regs_hw[i] != st->regs[i]) || in adf4350_sync_config() 88 st->val = cpu_to_be32(st->regs[i] | i); in adf4350_sync_config() 89 ret = spi_write(st->spi, &st->val, 4); in adf4350_sync_config() 92 st->regs_hw[i] = st->regs[i]; in adf4350_sync_config() 93 dev_dbg(&st->spi->dev, "[%d] 0x%X\n", in adf4350_sync_config() [all …]
|
/Linux-v6.1/arch/mips/alchemy/devboards/ |
D | bcsr.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * bcsr.h -- Db1xxx/Pb1xxx Devboard CPLD registers ("BCSR") abstraction. 8 * All registers are 16bits wide with 32bit spacing. 19 #include <asm/mach-db1x00/bcsr.h> 27 static int bcsr_csc_base; /* linux-irq of first cascaded irq */ 41 (0x04 * (i - BCSR_HEXLEDS)); in bcsr_init() 50 unsigned short bcsr_read(enum bcsr_id reg) in bcsr_read() argument 55 spin_lock_irqsave(&bcsr_regs[reg].lock, flags); in bcsr_read() 56 r = __raw_readw(bcsr_regs[reg].raddr); in bcsr_read() 57 spin_unlock_irqrestore(&bcsr_regs[reg].lock, flags); in bcsr_read() [all …]
|
/Linux-v6.1/arch/arm/boot/dts/ |
D | ecx-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright 2011-2012 Calxeda, Inc. 20 #address-cells = <1>; 21 #size-cells = <1>; 22 compatible = "simple-bus"; 23 interrupt-parent = <&intc>; 26 compatible = "calxeda,hb-ahci"; 27 reg = <0xffe08000 0x10000>; 29 dma-coherent; 30 calxeda,port-phys = < &combophy5 0>, <&combophy0 0>, [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/ |
D | xilinx.txt | 10 Each IP-core has a set of parameters which the FPGA designer can use to 20 properties of the device node. In general, device nodes for IP-cores 23 (name): (generic-name)@(base-address) { 24 compatible = "xlnx,(ip-core-name)-(HW_VER)" 26 reg = <(baseaddr) (size)>; 27 interrupt-parent = <&interrupt-controller-phandle>; 29 xlnx,(parameter1) = "(string-value)"; 30 xlnx,(parameter2) = <(int-value)>; 33 (generic-name): an open firmware-style name that describes the 36 (ip-core-name): the name of the ip block (given after the BEGIN [all …]
|
/Linux-v6.1/drivers/staging/r8188eu/core/ |
D | rtw_wlan_util.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright(c) 2007 - 2012 Realtek Corporation. */ 106 struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; in judge_network_type() 107 struct mlme_ext_info *pmlmeinfo = &pmlmeext->mlmext_info; in judge_network_type() 109 if (pmlmeext->cur_channel > 14) { in judge_network_type() 112 if (pmlmeinfo->HT_enable) in judge_network_type() 174 struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; in is_basicrate() 177 val = pmlmeext->basicrate[i]; in is_basicrate() 192 struct mlme_ext_priv *pmlmeext = &padapter->mlmeextpriv; in ratetbl2rateset() 195 rate = pmlmeext->datarate[i]; in ratetbl2rateset() [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/amd/ |
D | amd-seattle-soc.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 10 interrupt-parent = <&gic0>; 11 #address-cells = <2>; 12 #size-cells = <2>; 14 gic0: interrupt-controller@e1101000 { 15 compatible = "arm,gic-400", "arm,cortex-a15-gic"; 16 interrupt-controller; 17 #interrupt-cells = <3>; 18 #address-cells = <2>; 19 #size-cells = <2>; [all …]
|
/Linux-v6.1/drivers/net/wireless/ath/ath9k/ |
D | ar9002_phy.h | 2 * Copyright (c) 2008-2011 Atheros Communications Inc. 29 /* For 25 MHz channel spacing -- not used but supported by hw */ 170 #define AR_PHY_SPECTRAL_SCAN_ENA 0x00000001 /* Enable spectral scan, reg 68, bit 0 */ 171 #define AR_PHY_SPECTRAL_SCAN_ENA_S 0 /* Enable spectral scan, reg 68, bit 0 */ 172 #define AR_PHY_SPECTRAL_SCAN_ACTIVE 0x00000002 /* Activate spectral scan reg 68, bit 1*/ 173 #define AR_PHY_SPECTRAL_SCAN_ACTIVE_S 1 /* Activate spectral scan reg 68, bit 1*/ 174 #define AR_PHY_SPECTRAL_SCAN_FFT_PERIOD 0x000000F0 /* Interval for FFT reports, reg 68, bits 4-7*/ 176 #define AR_PHY_SPECTRAL_SCAN_PERIOD 0x0000FF00 /* Interval for FFT reports, reg 68, bits 8-15*/ 178 #define AR_PHY_SPECTRAL_SCAN_COUNT 0x00FF0000 /* Number of reports, reg 68, bits 16-23*/ 180 #define AR_PHY_SPECTRAL_SCAN_COUNT_KIWI 0x0FFF0000 /* Number of reports, reg 68, bits 16-27*/ [all …]
|
/Linux-v6.1/drivers/media/dvb-frontends/ |
D | dib3000mb_priv.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 14 #define rd(reg) dib3000_read_reg(state,reg) argument 16 #define wr(reg,val) if (dib3000_write_reg(state,reg,val)) \ argument 17 { pr_err("while sending 0x%04x to 0x%04x.", val, reg); return -EREMOTEIO; } 26 #define set_or(reg,val) wr(reg,rd(reg) | val) argument 28 #define set_and(reg,val) wr(reg,rd(reg) & val) argument 131 /* timing frequency (carrier spacing) */ 159 * Dual Automatic-Gain-Control 160 * - gains RF in tuner (AGC1) 161 * - gains IF after filtering (AGC2) [all …]
|
/Linux-v6.1/drivers/net/ethernet/intel/e1000e/ |
D | mac.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright(c) 1999 - 2018 Intel Corporation. */ 7 * e1000e_get_bus_info_pcie - Get PCIe bus information 16 struct e1000_mac_info *mac = &hw->mac; in e1000e_get_bus_info_pcie() 17 struct e1000_bus_info *bus = &hw->bus; in e1000e_get_bus_info_pcie() 18 struct e1000_adapter *adapter = hw->adapter; in e1000e_get_bus_info_pcie() 21 cap_offset = adapter->pdev->pcie_cap; in e1000e_get_bus_info_pcie() 23 bus->width = e1000_bus_width_unknown; in e1000e_get_bus_info_pcie() 25 pci_read_config_word(adapter->pdev, in e1000e_get_bus_info_pcie() 28 bus->width = (enum e1000_bus_width)((pcie_link_status & in e1000e_get_bus_info_pcie() [all …]
|
/Linux-v6.1/drivers/net/ethernet/amd/ |
D | amd8111e.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 56 #define AUTOPOLL0 0x88 /* Auto-poll0 register */ 57 #define AUTOPOLL1 0x8A /* Auto-poll1 register */ 58 #define AUTOPOLL2 0x8C /* Auto-poll2 register */ 59 #define AUTOPOLL3 0x8E /* Auto-poll3 register */ 60 #define AUTOPOLL4 0x90 /* Auto-poll4 register */ 61 #define AUTOPOLL5 0x92 /* Auto-poll5 register */ 63 #define AP_VALUE 0x98 /* Auto-poll value register */ 98 #define IFS1 0x18C /* Inter-frame spacing Part1 register */ 99 #define IFS 0x18D /* Inter-frame spacing register */ [all …]
|
/Linux-v6.1/drivers/net/dsa/ |
D | bcm_sf2_regs.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 10 /* Register set relative to 'REG' */ 176 #define P_IRQ_OFF(x) ((6 - (x)) * P_NUM_IRQ) 484 /* Number of slices for IPv4, IPv6 and non-IP */ 488 /* Spacing between different slices */
|
/Linux-v6.1/drivers/atm/ |
D | iphase.c | 29 Complete the ABR logic of the driver, and added the ABR work- 32 Add the flow control logic to the driver to allow rate-limit VC. 72 #define PRIV(dev) ((struct suni_priv *) dev->phy_data) 99 que->next = NULL; in ia_init_rtn_q() 100 que->tail = NULL; in ia_init_rtn_q() 105 data->next = NULL; in ia_enque_head_rtn_q() 106 if (que->next == NULL) in ia_enque_head_rtn_q() 107 que->next = que->tail = data; in ia_enque_head_rtn_q() 109 data->next = que->next; in ia_enque_head_rtn_q() 110 que->next = data; in ia_enque_head_rtn_q() [all …]
|
/Linux-v6.1/drivers/net/ethernet/intel/igb/ |
D | e1000_regs.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 2 /* Copyright(c) 2007 - 2018 Intel Corporation. */ 7 #define E1000_CTRL 0x00000 /* Device Control - RW */ 8 #define E1000_STATUS 0x00008 /* Device Status - RO */ 9 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */ 10 #define E1000_EERD 0x00014 /* EEPROM Read - RW */ 11 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */ 12 #define E1000_MDIC 0x00020 /* MDI Control - RW */ 13 #define E1000_MDICNFG 0x00E04 /* MDI Config - RW */ 14 #define E1000_SCTL 0x00024 /* SerDes Control - RW */ [all …]
|
/Linux-v6.1/drivers/media/platform/aspeed/ |
D | aspeed-video.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 // Copyright (c) 2019-2020 Intel Corporation 10 #include <linux/dma-mapping.h> 23 #include <linux/v4l2-controls.h> 29 #include <media/v4l2-ctrls.h> 30 #include <media/v4l2-dev.h> 31 #include <media/v4l2-device.h> 32 #include <media/v4l2-dv-timings.h> 33 #include <media/v4l2-event.h> 34 #include <media/v4l2-ioctl.h> [all …]
|
/Linux-v6.1/drivers/gpio/ |
D | gpio-pca953x.c | 1 // SPDX-License-Identifier: GPL-2.0-only 124 { "irq-gpios", &pca953x_irq_gpios, 1, ACPI_GPIO_QUIRK_ABSOLUTE_NUMBER }, 136 ret = acpi_dev_gpio_irq_get_by(ACPI_COMPANION(dev), "irq-gpios", 0); in pca953x_acpi_get_irq() 150 * relative. Since first controller (gpio-sch.c) and 151 * second (gpio-dwapb.c) are at the fixed bases, we may 173 #define NBANK(chip) DIV_ROUND_UP(chip->gpio_chip.ngpio, BANK_SZ) 218 u8 (*recalc_addr)(struct pca953x_chip *chip, int reg, int off); 219 bool (*check_reg)(struct pca953x_chip *chip, unsigned int reg, 225 return fls((chip->gpio_chip.ngpio - 1) / BANK_SZ); in pca953x_bank_shift() 247 * - Standard set, below 0x40, each port can be replicated up to 8 times [all …]
|
/Linux-v6.1/drivers/net/wireless/ath/ath5k/ |
D | phy.c | 2 * Copyright (c) 2004-2007 Reyk Floeter <reyk@openbsd.org> 3 * Copyright (c) 2006-2009 Nick Kossifidis <mickflemm@gmail.com> 4 * Copyright (c) 2007-2008 Jiri Slaby <jirislaby@gmail.com> 5 * Copyright (c) 2008-2009 Felix Fietkau <nbd@openwrt.org> 32 #include "reg.h" 41 * Here we handle the low-level functions related to baseband 47 * - Channel setting/switching 49 * - Automatic Gain Control (AGC) calibration 51 * - Noise Floor calibration 53 * - I/Q imbalance calibration (QAM correction) [all …]
|
/Linux-v6.1/drivers/net/ethernet/intel/ |
D | e100.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright(c) 1999 - 2006 Intel Corporation. */ 26 * LAN-On-Motherboard (LOM), CardBus, MiniPCI, and ICHx 27 * configurations. 8255x supports a 32-bit linear addressing 32 * Memory-mapped mode is used exclusively to access the device's 33 * shared-memory structure, the Control/Status Registers (CSR). All 39 * 8255x is highly MII-compliant and all access to the PHY go 41 * driver leverages the mii.c library shared with other MII-compliant 44 * Big- and Little-Endian byte order as well as 32- and 64-bit 45 * archs are supported. Weak-ordered memory and non-cache-coherent [all …]
|
/Linux-v6.1/drivers/staging/rtl8723bs/include/ |
D | hal_com_reg.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 4 * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved. 13 #define HAL_NAV_UPPER_UNIT 128 /* micro-second */ 70 #define REG_GPIO_PIN_CTRL_2 0x0060 /* RTL8723 WIFI/BT/GPS Multi-Function GPIO Pin Control. */ 71 #define REG_GPIO_IO_SEL_2 0x0062 /* RTL8723 WIFI/BT/GPS Multi-Function GPIO Select. */ 72 #define REG_MULTI_FUNC_CTRL 0x0068 /* RTL8723 WIFI/BT/GPS Multi-Function control source. */ 181 #define REG_DBI_WDATA 0x0348 /* Backdoor REG for Access Configuration */ 182 #define REG_DBI_RDATA 0x034C /* Backdoor REG for Access Configuration */ 183 #define REG_DBI_CTRL 0x0350 /* Backdoor REG for Access Configuration */ 184 #define REG_DBI_FLAG 0x0352 /* Backdoor REG for Access Configuration */ [all …]
|
/Linux-v6.1/drivers/net/wireless/broadcom/brcm80211/brcmsmac/ |
D | ampdu.c | 43 /* default tx retry limit at reg rate */ 52 #define NUM_FFPLD_FIFO 4 /* number of fifo concerned by pre-loading */ 76 #define MODADD_POW2(x, y, bound) (((x) + (y)) & ((bound) - 1)) 77 #define MODSUB_POW2(x, y, bound) (((x) - (y)) & ((bound) - 1)) 79 /* structure to hold tx fifo information and pre-loading state 85 * ampdu_pld_size: number of bytes to be pre-loaded 86 * mcs2ampdu_table: per-mcs max # of mpdus in an ampdu 107 * ini_enable: per-tid initiator enable/disable of ampdu 112 * retry_limit_tid: per-tid mpdu transmit retry limit 113 * rr_retry_limit_tid: per-tid mpdu transmit retry limit at regular rate [all …]
|