Home
last modified time | relevance | path

Searched +full:mmp +full:- +full:rtc (Results 1 – 15 of 15) sorted by relevance

/Linux-v5.10/arch/arm/boot/dts/
Dpxa910.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <dt-bindings/clock/marvell,pxa910.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
22 #address-cells = <1>;
23 #size-cells = <1>;
24 compatible = "simple-bus";
25 interrupt-parent = <&intc>;
28 L2: l2-cache {
29 compatible = "marvell,tauros2-cache";
[all …]
Dpxa168.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <dt-bindings/clock/marvell,pxa168.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
22 #address-cells = <1>;
23 #size-cells = <1>;
24 compatible = "simple-bus";
25 interrupt-parent = <&intc>;
29 compatible = "mrvl,axi-bus", "simple-bus";
30 #address-cells = <1>;
[all …]
Dmmp2.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <dt-bindings/clock/marvell,mmp2.h>
8 #include <dt-bindings/power/marvell,mmp2.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
24 #address-cells = <1>;
25 #size-cells = <1>;
26 compatible = "simple-bus";
27 interrupt-parent = <&intc>;
30 L2: l2-cache {
[all …]
Dmmp3.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
6 #include <dt-bindings/clock/marvell,mmp2.h>
7 #include <dt-bindings/power/marvell,mmp2.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
15 #address-cells = <1>;
16 #size-cells = <0>;
17 enable-method = "marvell,mmp3-smp";
22 next-level-cache = <&l2>;
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/rtc/
Dsa1100-rtc.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/rtc/sa1100-rtc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - $ref: rtc.yaml#
13 - Alessandro Zummo <a.zummo@towertech.it>
14 - Alexandre Belloni <alexandre.belloni@bootlin.com>
15 - Rob Herring <robh+dt@kernel.org>
20 - mrvl,sa1100-rtc
21 - mrvl,mmp-rtc
[all …]
/Linux-v5.10/arch/arm/mach-mmp/
Dpxa910.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-mmp/pxa910.c
7 #include <linux/clk/mmp.h>
14 #include <linux/irqchip/mmp.h>
17 #include <asm/hardware/cache-tauros2.h>
19 #include "addr-map.h"
20 #include "regs-apbc.h"
21 #include <linux/soc/mmp/cputype.h>
25 #include "pm-pxa910.h"
106 /* system timer - clock enabled, 3.25MHz */
[all …]
Dteton_bga.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-mmp/teton_bga.c
16 #include <linux/gpio-pxa.h>
18 #include <linux/platform_data/keypad-pxa27x.h>
21 #include <asm/mach-types.h>
23 #include "addr-map.h"
24 #include "mfp-pxa168.h"
46 /* RTC */
84 /* on-chip devices */ in teton_bga_init()
93 MACHINE_START(TETON_BGA, "PXA168-based Teton BGA Development Platform")
Dgplugd.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-mmp/gplugd.c
5 * Support for the Marvell PXA168-based GuruPlug Display (gplugD) Platform.
11 #include <linux/gpio-pxa.h>
14 #include <asm/mach-types.h>
18 #include "mfp-pxa168.h"
87 /* Fast-Ethernet*/
107 /* RTC interrupt */
146 return -EIO; in gplugd_eth_init()
188 /* on-chip devices */ in gplugd_init()
[all …]
/Linux-v5.10/drivers/clk/mmp/
Dclk-pxa168.c13 #include <linux/clk/mmp.h>
166 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.0"); in pxa168_clk_init()
170 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.1"); in pxa168_clk_init()
174 clk_register_clkdev(clk, NULL, "mmp-gpio"); in pxa168_clk_init()
178 clk_register_clkdev(clk, NULL, "pxa27x-keypad"); in pxa168_clk_init()
180 clk = mmp_clk_register_apbc("rtc", "clk32", in pxa168_clk_init()
182 clk_register_clkdev(clk, NULL, "sa1100-rtc"); in pxa168_clk_init()
186 clk_register_clkdev(clk, NULL, "pxa168-pwm.0"); in pxa168_clk_init()
190 clk_register_clkdev(clk, NULL, "pxa168-pwm.1"); in pxa168_clk_init()
194 clk_register_clkdev(clk, NULL, "pxa168-pwm.2"); in pxa168_clk_init()
[all …]
Dclk-pxa910.c13 #include <linux/clk/mmp.h>
171 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.0"); in pxa910_clk_init()
175 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.1"); in pxa910_clk_init()
179 clk_register_clkdev(clk, NULL, "mmp-gpio"); in pxa910_clk_init()
183 clk_register_clkdev(clk, NULL, "pxa27x-keypad"); in pxa910_clk_init()
185 clk = mmp_clk_register_apbc("rtc", "clk32", in pxa910_clk_init()
187 clk_register_clkdev(clk, NULL, "sa1100-rtc"); in pxa910_clk_init()
191 clk_register_clkdev(clk, NULL, "pxa910-pwm.0"); in pxa910_clk_init()
195 clk_register_clkdev(clk, NULL, "pxa910-pwm.1"); in pxa910_clk_init()
199 clk_register_clkdev(clk, NULL, "pxa910-pwm.2"); in pxa910_clk_init()
[all …]
Dclk-mmp2.c19 #include <linux/clk/mmp.h>
195 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.0"); in mmp2_clk_init()
199 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.1"); in mmp2_clk_init()
203 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.2"); in mmp2_clk_init()
207 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.3"); in mmp2_clk_init()
211 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.4"); in mmp2_clk_init()
215 clk_register_clkdev(clk, NULL, "pxa2xx-i2c.5"); in mmp2_clk_init()
219 clk_register_clkdev(clk, NULL, "mmp2-gpio"); in mmp2_clk_init()
223 clk_register_clkdev(clk, NULL, "pxa27x-keypad"); in mmp2_clk_init()
225 clk = mmp_clk_register_apbc("rtc", "clk32", in mmp2_clk_init()
[all …]
/Linux-v5.10/drivers/rtc/
Drtc-sa1100.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Based on rtc.c by Paul Gortmaker
16 * Converted to the RTC subsystem and Driver Model
23 #include <linux/rtc.h>
35 #define RTSR_ALE BIT(2) /* RTC alarm interrupt enable */
36 #define RTSR_HZ BIT(1) /* HZ rising-edge detected */
37 #define RTSR_AL BIT(0) /* RTC alarm detected */
39 #include "rtc-sa1100.h"
41 #define RTC_DEF_DIVIDER (32768 - 1)
49 struct rtc_device *rtc = info->rtc; in sa1100_rtc_interrupt() local
[all …]
/Linux-v5.10/drivers/video/fbdev/mmp/hw/
Dmmp_ctrl.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * drivers/video/mmp/hw/mmp_ctrl.h
16 /* ------------< LCD register >------------ */
150 #define LCD_SCLK(path) ((PATH_PN == path->id) ? LCD_CFG_SCLK_DIV :\
151 ((PATH_TV == path->id) ? LCD_TCLK_DIV : LCD_PN2_SCLK_DIV))
386 #define CFG_RXBITS(rx) (((rx) - 1)<<16) /* 0x1F~0x1 */
388 #define CFG_TXBITS(tx) (((tx) - 1)<<8) /* 0x1F~0x1 */
411 1. Smart Pannel 8-bit Bus Control Register.
529 /* SRAM RTC/WTC Control Register */
685 /* FIXME - JUST GUESS */
[all …]
/Linux-v5.10/
DMAINTAINERS9 -------------------------
30 ``diff -u`` to make the patch easy to merge. Be prepared to get your
40 See Documentation/process/coding-style.rst for guidance here.
46 See Documentation/process/submitting-patches.rst for details.
57 include a Signed-off-by: line. The current version of this
59 Documentation/process/submitting-patches.rst.
70 that the bug would present a short-term risk to other users if it
76 Documentation/admin-guide/security-bugs.rst for details.
81 ---------------------------------------------------
97 W: *Web-page* with status/info
[all …]
DCREDITS1 This is at least a partial credits-file of people that have
4 scripts. The fields are: name (N), email (E), web-address
6 snail-mail address (S).
10 ----------
51 D: in-kernel DRM Maintainer
71 E: tim_alpaerts@toyota-motor-europe.com
75 S: B-2610 Wilrijk-Antwerpen
80 W: http://www-stu.christs.cam.ac.uk/~aia21/
101 D: Maintainer of ide-cd and Uniform CD-ROM driver,
102 D: ATAPI CD-Changer support, Major 2.1.x CD-ROM update.
[all …]