Searched +full:ls1021a +full:- +full:qspi (Results 1 – 14 of 14) sorted by relevance
/Linux-v6.1/Documentation/devicetree/bindings/spi/ |
D | fsl,spi-fsl-qspi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/spi/fsl,spi-fsl-qspi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Han Xu <han.xu@nxp.com> 13 - $ref: "spi-controller.yaml#" 18 - enum: 19 - fsl,vf610-qspi 20 - fsl,imx6sx-qspi 21 - fsl,imx7d-qspi [all …]
|
/Linux-v6.1/arch/arm/boot/dts/ |
D | ls1021a-iot.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright 2021-2022 NXP 7 /dts-v1/; 8 #include "ls1021a.dtsi" 11 model = "LS1021A-IOT Board"; 12 compatible = "fsl,ls1021a-iot", "fsl,ls1021a"; 14 sys_mclk: clock-mclk { 15 compatible = "fixed-clock"; 16 #clock-cells = <0>; 17 clock-frequency = <24576000>; [all …]
|
D | ls1021a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright 2013-2014 Freescale Semiconductor, Inc. 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/thermal/thermal.h> 10 #address-cells = <2>; 11 #size-cells = <2>; 12 interrupt-parent = <&gic>; 30 #address-cells = <1>; 31 #size-cells = <0>; 34 compatible = "arm,cortex-a7"; [all …]
|
D | ls1021a-twr.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright 2013-2014 Freescale Semiconductor, Inc. 7 /dts-v1/; 8 #include "ls1021a.dtsi" 11 model = "LS1021A TWR Board"; 12 compatible = "fsl,ls1021a-twr", "fsl,ls1021a"; 20 sys_mclk: clock-mclk { 21 compatible = "fixed-clock"; 22 #clock-cells = <0>; 23 clock-frequency = <24576000>; [all …]
|
D | ls1021a-tsn.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright 2016-2018 NXP Semiconductors 6 /dts-v1/; 7 #include "ls1021a.dtsi" 10 model = "NXP LS1021A-TSN Board"; 11 compatible = "fsl,ls1021a-tsn", "fsl,ls1021a"; 13 sys_mclk: clock-mclk { 14 compatible = "fixed-clock"; 15 #clock-cells = <0>; 16 clock-frequency = <24576000>; [all …]
|
D | ls1021a-moxa-uc-8410a.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2017 Moxa Inc. - https://www.moxa.com/ 10 /dts-v1/; 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/input/input.h> 14 #include "ls1021a.dtsi" 17 model = "Moxa UC-8410A"; 18 compatible = "fsl,ls1021a-moxa-uc-8410a", "fsl,ls1021a"; 26 sys_mclk: clock-mclk { 27 compatible = "fixed-clock"; [all …]
|
D | ls1021a-qds.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright 2013-2014 Freescale Semiconductor, Inc. 7 /dts-v1/; 8 #include "ls1021a.dtsi" 11 model = "LS1021A QDS Board"; 12 compatible = "fsl,ls1021a-qds", "fsl,ls1021a"; 22 sys_mclk: clock-mclk { 23 compatible = "fixed-clock"; 24 #clock-cells = <0>; 25 clock-frequency = <24576000>; [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/freescale/ |
D | fsl-ls1043a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for NXP Layerscape-1043A family SoC. 5 * Copyright 2014-2015 Freescale Semiconductor, Inc. 11 #include <dt-bindings/clock/fsl,qoriq-clockgen.h> 12 #include <dt-bindings/thermal/thermal.h> 13 #include <dt-bindings/interrupt-controller/arm-gic.h> 14 #include <dt-bindings/gpio/gpio.h> 18 interrupt-parent = <&gic>; 19 #address-cells = <2>; 20 #size-cells = <2>; [all …]
|
D | fsl-ls1046a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for NXP Layerscape-1046A family SoC. 11 #include <dt-bindings/clock/fsl,qoriq-clockgen.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/thermal/thermal.h> 14 #include <dt-bindings/gpio/gpio.h> 18 interrupt-parent = <&gic>; 19 #address-cells = <2>; 20 #size-cells = <2>; 37 #address-cells = <1>; [all …]
|
D | fsl-ls1012a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for NXP Layerscape-1012A family SoC. 6 * Copyright 2019-2020 NXP 10 #include <dt-bindings/clock/fsl,qoriq-clockgen.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; 17 #address-cells = <2>; 18 #size-cells = <2>; 23 rtic-a = &rtic_a; [all …]
|
D | fsl-ls1088a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for NXP Layerscape-1088A family SoC. 5 * Copyright 2017-2020 NXP 10 #include <dt-bindings/clock/fsl,qoriq-clockgen.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; 17 #address-cells = <2>; 18 #size-cells = <2>; 26 #address-cells = <1>; [all …]
|
/Linux-v6.1/drivers/spi/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 13 dynamic device discovery; some are even write-only or read-only. 17 chips, analog to digital (and d-to-a) converters, and more. 44 If your system has an master-capable SPI controller (which 56 by providing a high-level interface to send memory-like commands. 138 supports spi-mem interface. 208 this code to manage the per-word or per-transfer accesses to the 237 Cadence QSPI is a specialized controller for connecting an SPI 238 Flash over 1/2/4-bit wide bus. Enable this option if you have a 239 device with a Cadence QSPI controller and want to access the [all …]
|
D | spi-fsl-qspi.c | 1 // SPDX-License-Identifier: GPL-2.0+ 18 * Based on the original fsl-quadspi.c SPI NOR driver: 43 #include <linux/spi/spi-mem.h> 159 #define LUT_PAD(x) (fls(x) - 1) 165 * --------------------------------------------------- 167 * --------------------------------------------------- 280 return q->devtype_data->quirks & QUADSPI_QUIRK_SWAP_ENDIAN; in needs_swap_endian() 285 return q->devtype_data->quirks & QUADSPI_QUIRK_4X_INT_CLK; in needs_4x_clock() 290 return q->devtype_data->quirks & QUADSPI_QUIRK_TKT253890; in needs_fill_txfifo() 295 return q->devtype_data->quirks & QUADSPI_QUIRK_TKT245618; in needs_wakeup_wait_mode() [all …]
|
/Linux-v6.1/ |
D | MAINTAINERS | 9 ------------------------- 30 ``diff -u`` to make the patch easy to merge. Be prepared to get your 40 See Documentation/process/coding-style.rst for guidance here. 46 See Documentation/process/submitting-patches.rst for details. 57 include a Signed-off-by: line. The current version of this 59 Documentation/process/submitting-patches.rst. 70 that the bug would present a short-term risk to other users if it 76 Documentation/admin-guide/security-bugs.rst for details. 81 --------------------------------------------------- 97 W: *Web-page* with status/info [all …]
|