Home
last modified time | relevance | path

Searched +full:idle +full:- +full:mode +full:- +full:mask (Results 1 – 25 of 653) sorted by relevance

12345678910>>...27

/Linux-v5.10/arch/arm/mach-omap2/
Dcm33xx.c4 * Copyright (C) 2011-2012 Texas Instruments Incorporated - https://www.ti.com/
28 #include "cm-regbits-34xx.h"
29 #include "cm-regbits-33xx.h"
38 * 0x2 idle: Module is in Idle mode (only OCP part). It is functional if
62 /* Read-modify-write a register in CM */
63 static inline u32 am33xx_cm_rmw_reg_bits(u32 mask, u32 bits, s16 inst, s16 idx) in am33xx_cm_rmw_reg_bits() argument
68 v &= ~mask; in am33xx_cm_rmw_reg_bits()
75 static inline u32 am33xx_cm_read_reg_bits(u16 inst, s16 idx, u32 mask) in am33xx_cm_read_reg_bits() argument
80 v &= mask; in am33xx_cm_read_reg_bits()
81 v >>= __ffs(mask); in am33xx_cm_read_reg_bits()
[all …]
Dcminst44xx.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 2008-2011 Texas Instruments, Inc.
26 #include "cm-regbits-34xx.h"
30 #include "prcm-common.h"
45 * 0x2 idle: Module is in Idle mode (only OCP part). It is functional if
58 * omap_cm_base_init - Populates the cm partitions
77 * _clkctrl_idlest - read a CM_*_CLKCTRL register; mask & shift IDLEST bitfield
94 * _is_module_ready - can module registers be accessed without causing an abort?
130 /* Read-modify-write a register in CM1. Caller must lock */
131 static u32 omap4_cminst_rmw_inst_reg_bits(u32 mask, u32 bits, u8 part, u16 inst, in omap4_cminst_rmw_inst_reg_bits() argument
[all …]
Dvc.c22 #include "prm-regbits-34xx.h"
23 #include "prm-regbits-44xx.h"
55 * struct omap_vc_channel_cfg - describe the cfg_channel bitfield
104 * omap_vc_config_channel - configure VC channel to PMIC mappings
109 * - i2c slave address (SA)
110 * - voltage configuration address (RAV)
111 * - command configuration address (RAC) and enable bit (RACEN)
112 * - command values for ON, ONLP, RET and OFF (CMD)
115 * non-default channel. Starting with OMAP4, there are more than 2
117 * Only the non-default channel can be configured.
[all …]
Dclockdomain.h1 /* SPDX-License-Identifier: GPL-2.0-only */
6 * Copyright (C) 2008-2011 Nokia Corporation
29 * CLKDM_MISSING_IDLE_REPORTING: The idle status of the IP blocks and
31 * the PRCM when determining whether the clockdomain is idle.
33 * hardware-supervised idle mode, the PRCM may transition the
38 * force-sleep mode, then the HW_AUTO mode will be used to put the
40 * the force-wakeup mode, then it will be used whenever a clock or
42 * HW_AUTO mode.
57 * struct clkdm_autodep - clkdm deps to add when entering/exiting hwsup mode
58 * @clkdm: clockdomain to add wkdep+sleepdep on - set name member only
[all …]
/Linux-v5.10/drivers/staging/hikey9xx/
Dhisilicon,hi6421-spmi-pmic.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mfd/hisilicon,hi6421-spmi-pmic.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
16 The GPIO and interrupt settings are represented as part of the top-level PMIC
20 drivers/staging/hikey9xx/hisilicon,hisi-spmi-controller.yaml.
24 pattern: "pmic@[0-9a-f]"
27 const: hisilicon,hi6421v600-spmi
32 '#interrupt-cells':
[all …]
Dhi6421v600-regulator.c1 // SPDX-License-Identifier: GPL-2.0
24 #include <linux/mfd/hi6421-spmi-pmic.h>
41 pr_debug("%s: %s: " fmt, (rdev)->desc->name, __func__, ##arg)
59 struct hi6421_spmi_pmic *pmic = sreg->pmic; in hi6421_spmi_regulator_is_enabled()
62 reg_val = hi6421_spmi_pmic_read(pmic, rdev->desc->enable_reg); in hi6421_spmi_regulator_is_enabled()
66 rdev->desc->enable_reg, in hi6421_spmi_regulator_is_enabled()
67 reg_val, (reg_val & rdev->desc->enable_mask)); in hi6421_spmi_regulator_is_enabled()
69 return ((reg_val & rdev->desc->enable_mask) != 0); in hi6421_spmi_regulator_is_enabled()
75 struct hi6421_spmi_pmic *pmic = sreg->pmic; in hi6421_spmi_regulator_enable()
85 rdev->desc->off_on_delay, rdev->desc->enable_reg, in hi6421_spmi_regulator_enable()
[all …]
/Linux-v5.10/kernel/time/
Dtick-sched.h1 /* SPDX-License-Identifier: GPL-2.0 */
14 enum tick_device_mode mode; member
24 * struct tick_sched - sched tick emulation and no idle tick control/stats
26 * resolution mode
28 * @nohz_mode: Mode - one state of tick_nohz_mode
29 * @inidle: Indicator that the CPU is in the tick idle mode
30 * @tick_stopped: Indicator that the idle tick has been stopped
31 * @idle_active: Indicator that the CPU is actively in the tick idle mode;
33 * @do_timer_lst: CPU was the last one doing do_timer before going idle
39 * @next_tick: Next tick to be fired when in dynticks mode.
[all …]
Dtick-broadcast.c1 // SPDX-License-Identifier: GPL-2.0
3 * This file contains functions which emulate a local clock-event
6 * Copyright(C) 2005-2006, Thomas Gleixner <tglx@linutronix.de>
7 * Copyright(C) 2005-2007, Red Hat, Inc., Ingo Molnar
8 * Copyright(C) 2006-2007, Timesys Corp., Thomas Gleixner
20 #include "tick-internal.h"
65 * Start the device in periodic mode
79 if ((newdev->features & CLOCK_EVT_FEAT_DUMMY) || in tick_check_broadcast_device()
80 (newdev->features & CLOCK_EVT_FEAT_PERCPU) || in tick_check_broadcast_device()
81 (newdev->features & CLOCK_EVT_FEAT_C3STOP)) in tick_check_broadcast_device()
[all …]
/Linux-v5.10/drivers/media/rc/
Drc-loopback.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Loopback driver for rc-core,
8 * which is useful for (scripted) debugging of rc-core without
16 #include <media/rc-core.h>
18 #define DRIVER_NAME "rc-loopback"
30 bool idle; member
39 static int loop_set_tx_mask(struct rc_dev *dev, u32 mask) in loop_set_tx_mask() argument
41 struct loopback_dev *lodev = dev->priv; in loop_set_tx_mask()
43 if ((mask & (RXMASK_REGULAR | RXMASK_LEARNING)) != mask) { in loop_set_tx_mask()
44 dprintk("invalid tx mask: %u\n", mask); in loop_set_tx_mask()
[all …]
Drc-ir-raw.c1 // SPDX-License-Identifier: GPL-2.0
2 // rc-ir-raw.c - handle IR pulse/space events
11 #include "rc-core-priv.h"
26 struct rc_dev *dev = raw->dev; in ir_raw_event_thread()
30 while (kfifo_out(&raw->kfifo, &ev, 1)) { in ir_raw_event_thread()
33 dev_warn_once(&dev->dev, "nonsensical timing event of duration 0"); in ir_raw_event_thread()
34 if (is_timing_event(raw->prev_ev) && in ir_raw_event_thread()
35 !is_transition(&ev, &raw->prev_ev)) in ir_raw_event_thread()
36 dev_warn_once(&dev->dev, "two consecutive events of type %s", in ir_raw_event_thread()
38 if (raw->prev_ev.reset && ev.pulse == 0) in ir_raw_event_thread()
[all …]
/Linux-v5.10/Documentation/timers/
Dno_hz.rst2 NO_HZ: Reducing Scheduling-Clock Ticks
7 reduce the number of scheduling-clock interrupts, thereby improving energy
9 some types of computationally intensive high-performance computing (HPC)
10 applications and for real-time applications.
12 There are three main ways of managing scheduling-clock interrupts
13 (also known as "scheduling-clock ticks" or simply "ticks"):
15 1. Never omit scheduling-clock ticks (CONFIG_HZ_PERIODIC=y or
16 CONFIG_NO_HZ=n for older kernels). You normally will -not-
19 2. Omit scheduling-clock ticks on idle CPUs (CONFIG_NO_HZ_IDLE=y or
23 3. Omit scheduling-clock ticks on CPUs that are either idle or that
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/bus/
Dti-sysc.txt12 module clocks, idle modes and interconnect level resets for the module.
20 - compatible shall be one of the following generic types:
23 "ti,sysc-omap2"
24 "ti,sysc-omap4"
25 "ti,sysc-omap4-simple"
30 "ti,sysc-omap2-timer"
31 "ti,sysc-omap4-timer"
32 "ti,sysc-omap3430-sr"
33 "ti,sysc-omap3630-sr"
34 "ti,sysc-omap4-sr"
[all …]
/Linux-v5.10/include/media/
Drc-core.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 2009-2010 by Mauro Carvalho Chehab
16 #include <media/rc-map.h>
19 * enum rc_driver_type - type of the RC driver.
23 * It needs a Infra-Red pulse/space decoder
34 * struct rc_scancode_filter - Filter scan codes.
36 * @mask: Mask of bits of scancode to compare.
40 u32 mask; member
44 * enum rc_filter_type - Filter type constants.
57 * struct lirc_fh - represents an open lirc file
[all …]
/Linux-v5.10/drivers/irqchip/
Dirq-ftintc010.c1 // SPDX-License-Identifier: GPL-2.0
6 * Based on arch/arm/mach-gemini/irq.c
7 * Copyright (C) 2001-2006 Storlink, Corp.
8 * Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@gmail.com>
14 #include <linux/irqchip/versatile-fpga.h>
30 /* Selects level- or edge-triggered */
43 * struct ft010_irq_data - irq data container for the Faraday IRQ controller
57 unsigned int mask; in ft010_irq_mask() local
59 mask = readl(FT010_IRQ_MASK(f->base)); in ft010_irq_mask()
60 mask &= ~BIT(irqd_to_hwirq(d)); in ft010_irq_mask()
[all …]
/Linux-v5.10/arch/powerpc/platforms/powernv/
Didle.c1 // SPDX-License-Identifier: GPL-2.0-or-later
15 #include <asm/asm-prototypes.h>
21 #include <asm/code-patching.h>
29 /* Power ISA 3.0 allows for stop states 0x0 - 0xF */
54 * psscr value and mask of the deepest stop idle state.
162 * 0 - Workaround applied/undone at fastsleep entry/exit path (Default)
163 * 1 - Workaround applied once, never undone.
182 return -EINVAL; in store_fastsleep_workaround_applyonce()
190 * the cores. Do this by- in store_fastsleep_workaround_applyonce()
218 return -EIO; in store_fastsleep_workaround_applyonce()
[all …]
/Linux-v5.10/arch/powerpc/platforms/4xx/
Dcpm.c1 // SPDX-License-Identifier: GPL-2.0-or-later
8 * Based on arch/powerpc/platforms/44x/idle.c:
26 #include <asm/dcr-native.h>
58 static unsigned int cpm_set(unsigned int cpm_reg, unsigned int mask) in cpm_set() argument
70 dcr_write(cpm.dcr_host, cpm.dcr_offset[cpm_reg], value | mask); in cpm_set()
92 static void cpm_idle_sleep(unsigned int mask) in cpm_idle_sleep() argument
97 er_save = cpm_set(CPM_ER, mask); in cpm_idle_sleep()
111 static void cpm_idle_config(int mode) in cpm_idle_config() argument
115 if (idle_mode[mode].enabled) in cpm_idle_config()
121 idle_mode[mode].enabled = 1; in cpm_idle_config()
[all …]
/Linux-v5.10/include/linux/clk/
Dti.h18 #include <linux/clk-provider.h>
22 * struct clk_omap_reg - OMAP register declaration
34 * struct dpll_data - DPLL registers and integration data
36 * @mult_mask: mask of the DPLL M bitfield in @mult_div1_reg
37 * @div1_mask: mask of the DPLL N bitfield in @mult_div1_reg
40 * @control_reg: register containing the DPLL mode bitfield
41 * @enable_mask: mask of the DPLL mode bitfield in @control_reg
48 * @max_multiplier: maximum valid non-bypass multiplier value (actual)
50 * @min_divider: minimum valid non-bypass divider value (actual)
51 * @max_divider: maximum valid non-bypass divider value (actual)
[all …]
/Linux-v5.10/arch/x86/kernel/apic/
Dipi.c1 // SPDX-License-Identifier: GPL-2.0
32 * Do not switch to broadcast mode if: in apic_smt_update()
33 * - Disabled on the command line in apic_smt_update()
34 * - Only a single CPU is online in apic_smt_update()
35 * - Not all present CPUs have been at least booted once in apic_smt_update()
55 apic->send_IPI_allbutself(vector); in apic_send_IPI_allbutself()
57 apic->send_IPI_mask_allbutself(cpu_online_mask, vector); in apic_send_IPI_allbutself()
71 apic->send_IPI(cpu, RESCHEDULE_VECTOR); in native_smp_send_reschedule()
76 apic->send_IPI(cpu, CALL_FUNCTION_SINGLE_VECTOR); in native_send_call_func_single_ipi()
79 void native_send_call_func_ipi(const struct cpumask *mask) in native_send_call_func_ipi() argument
[all …]
/Linux-v5.10/drivers/cpuidle/
Dcpuidle-powernv.c1 // SPDX-License-Identifier: GPL-2.0
3 * cpuidle-powernv - idle state cpuidle driver.
4 * Adapted from drivers/cpuidle/cpuidle-pseries
26 * Expose only those Hardware idle states via the cpuidle framework
41 u64 mask; member
58 for (i = index + 1; i < drv->state_count; i++) { in get_snooze_timeout()
59 if (dev->states_usage[i].disable) in get_snooze_timeout()
62 return drv->states[i].target_residency * tb_ticks_per_usec; in get_snooze_timeout()
112 /* Register for fastsleep only in oneshot mode of broadcast */
145 stop_psscr_table[index].mask); in stop_loop()
[all …]
/Linux-v5.10/drivers/dma/
Dfsldma.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (C) 2007-2010 Freescale Semiconductor, Inc. All rights reserved.
18 * command. Please be aware that this setting may result in read pre-fetching
29 #include <linux/dma-mapping.h>
39 dev_dbg(chan->dev, "%s: " fmt, chan->name, ##arg)
41 dev_err(chan->dev, "%s: " fmt, chan->name, ##arg)
51 FSL_DMA_OUT(chan, &chan->regs->sr, val, 32); in set_sr()
56 return FSL_DMA_IN(chan, &chan->regs->sr, 32); in get_sr()
61 FSL_DMA_OUT(chan, &chan->regs->mr, val, 32); in set_mr()
66 return FSL_DMA_IN(chan, &chan->regs->mr, 32); in get_mr()
[all …]
/Linux-v5.10/kernel/rcu/
Dtree.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Read-Copy Update mechanism for mutual exclusion (tree-based version)
14 * For detailed explanation of Read-Copy Update mechanism see -
63 #include "../time/tick-internal.h"
76 * Steal a bit from the bottom of ->dynticks for idle entry/exit
90 .gp_seq = (0UL - 300UL) << RCU_SEQ_CTR_SHIFT,
105 /* Control rcu_node-tree auto-balancing at boot time. */
124 * boot-time false positives from lockdep-RCU error checking. Finally, it
145 static void rcu_report_qs_rnp(unsigned long mask, struct rcu_node *rnp,
159 /* Delay in jiffies for grace-period initialization delays, debug only. */
[all …]
/Linux-v5.10/drivers/parport/
Dieee1284.c2 * IEEE-1284 implementation for parport.
5 * Carsten Gross <carsten@sol.wohnheim.uni-ulm.de>
10 * read/write requests to low-level drivers.
38 up (&port->physport->ieee1284.irq); in parport_ieee1284_wakeup()
49 * parport_wait_event - wait for an event on a parallel port
68 if (!port->physport->cad->timeout) in parport_wait_event()
73 timer_setup(&port->timer, timeout_waiting_on_port, 0); in parport_wait_event()
74 mod_timer(&port->timer, jiffies + timeout); in parport_wait_event()
75 ret = down_interruptible (&port->physport->ieee1284.irq); in parport_wait_event()
76 if (!del_timer_sync(&port->timer) && !ret) in parport_wait_event()
[all …]
/Linux-v5.10/Documentation/ia64/
Dirq-redir.rst10 that described in Documentation/core-api/irq/irq-affinity.rst for i386 systems.
12 Because of the usage of SAPIC mode and physical destination mode the
13 IRQ target is one particular CPU and cannot be a mask of several
14 CPUs. Only the first non-zero bit is taken into account.
20 The target CPU has to be specified as a hexadecimal CPU mask. The
21 first non-zero bit is the selected CPU. This format has been kept for
24 Set the delivery mode of interrupt 41 to fixed and route the
30 delivery mode (redirectable)::
38 gives the target CPU mask for the specified interrupt vector. If the CPU
39 mask is preceded by the character "r", the interrupt is redirectable
[all …]
/Linux-v5.10/arch/arm/mach-exynos/
Dpm.c1 // SPDX-License-Identifier: GPL-2.0
3 // Copyright (c) 2011-2014 Samsung Electronics Co., Ltd.
6 // Exynos - Power Management support
8 // Based on arch/arm/mach-s3c2410/pm.c
17 #include <linux/soc/samsung/exynos-regs-pmu.h>
18 #include <linux/soc/samsung/exynos-pmu.h>
47 /* For Cortex-A9 Diagnostic and Power control register */
90 /* Setting Central Sequence Register for power down mode */ in exynos_pm_central_suspend()
101 * If PMU failed while entering sleep mode, WFI will be in exynos_pm_central_resume()
113 return -1; in exynos_pm_central_resume()
[all …]
/Linux-v5.10/drivers/input/misc/
Dad714x.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright 2009-2011 Analog Devices Inc.
67 enum ad714x_device_state { IDLE, JITTER, ACTIVE, SPACE }; enumerator
130 unsigned short mask; in ad714x_use_com_int() local
132 mask = ((1 << (end_stage + 1)) - 1) - ((1 << start_stage) - 1); in ad714x_use_com_int()
134 ad714x->read(ad714x, STG_COM_INT_EN_REG, &data, 1); in ad714x_use_com_int()
136 ad714x->write(ad714x, STG_COM_INT_EN_REG, data); in ad714x_use_com_int()
138 ad714x->read(ad714x, STG_HIGH_INT_EN_REG, &data, 1); in ad714x_use_com_int()
139 data &= ~mask; in ad714x_use_com_int()
140 ad714x->write(ad714x, STG_HIGH_INT_EN_REG, data); in ad714x_use_com_int()
[all …]

12345678910>>...27