| /Linux-v5.10/drivers/cpufreq/ |
| D | s3c2412-cpufreq.c | 43 static struct clk *fclk; variable
52 unsigned long hclk, fclk, armclk, armdiv_clk; in s3c2412_cpufreq_calcdivs() local
55 fclk = cfg->freq.fclk; in s3c2412_cpufreq_calcdivs()
65 s3c_freq_dbg("%s: fclk=%lu, armclk=%lu, hclk_max=%lu\n", in s3c2412_cpufreq_calcdivs()
66 __func__, fclk, armclk, hclk_max); in s3c2412_cpufreq_calcdivs()
68 __func__, cfg->freq.fclk, cfg->freq.armclk, in s3c2412_cpufreq_calcdivs()
71 armdiv = fclk / armclk; in s3c2412_cpufreq_calcdivs()
79 armdiv_clk = fclk / armdiv; in s3c2412_cpufreq_calcdivs()
148 clk_set_parent(armclk, cfg->divs.dvs ? hclk : fclk); in s3c2412_cpufreq_setdivs()
157 .fclk = 200000000,
[all …]
|
| D | s3c2440-cpufreq.c | 46 static struct clk *fclk; variable
70 unsigned long hclk, fclk, armclk; in s3c2440_cpufreq_calcdivs() local
73 fclk = cfg->freq.fclk; in s3c2440_cpufreq_calcdivs()
77 s3c_freq_dbg("%s: fclk is %lu, armclk %lu, max hclk %lu\n", in s3c2440_cpufreq_calcdivs()
78 __func__, fclk, armclk, hclk_max); in s3c2440_cpufreq_calcdivs()
80 if (armclk > fclk) { in s3c2440_cpufreq_calcdivs()
81 pr_warn("%s: armclk > fclk\n", __func__); in s3c2440_cpufreq_calcdivs()
82 armclk = fclk; in s3c2440_cpufreq_calcdivs()
86 if (armclk < fclk && armclk < hclk_max) in s3c2440_cpufreq_calcdivs()
93 hclk = (fclk / hdiv); in s3c2440_cpufreq_calcdivs()
[all …]
|
| D | s3c2410-cpufreq.c | 45 unsigned long hclk, fclk, pclk; in s3c2410_cpufreq_calcdivs() local
49 fclk = cfg->freq.fclk; in s3c2410_cpufreq_calcdivs()
52 cfg->freq.armclk = fclk; in s3c2410_cpufreq_calcdivs()
54 s3c_freq_dbg("%s: fclk is %lu, max hclk %lu\n", in s3c2410_cpufreq_calcdivs()
55 __func__, fclk, hclk_max); in s3c2410_cpufreq_calcdivs()
57 hdiv = (fclk > cfg->max.hclk) ? 2 : 1; in s3c2410_cpufreq_calcdivs()
58 hclk = fclk / hdiv; in s3c2410_cpufreq_calcdivs()
84 .fclk = 200000000,
137 s3c2410_cpufreq_info.max.fclk = 266000000; in s3c2410a_cpufreq_add()
|
| D | s3c24xx-cpufreq.c | 60 unsigned long fclk, pclk, hclk, armclk; in s3c_cpufreq_getcur() local
62 cfg->freq.fclk = fclk = clk_get_rate(clk_fclk); in s3c_cpufreq_getcur()
68 cfg->pll.frequency = fclk; in s3c_cpufreq_getcur()
72 cfg->divs.h_divisor = fclk / hclk; in s3c_cpufreq_getcur()
73 cfg->divs.p_divisor = fclk / pclk; in s3c_cpufreq_getcur()
80 cfg->freq.fclk = pll; in s3c_cpufreq_calc()
100 pfx, cfg->pll.frequency, cfg->freq.fclk, cfg->freq.armclk, in s3c_cpufreq_show()
170 cpu_new.freq.fclk = cpu_new.pll.frequency; in s3c_cpufreq_settarget()
205 s3c_cpufreq_updateclk(clk_fclk, cpu_new.freq.fclk); in s3c_cpufreq_settarget()
224 if (cpu_new.freq.fclk == cpu_cur.freq.fclk) { in s3c_cpufreq_settarget()
[all …]
|
| D | s3c24xx-cpufreq-debugfs.c | 33 f->fclk, f->hclk, f->pclk, f->armclk); in show_max()
75 seq_printf(seq, " FCLK %ld Hz\n", cfg->freq.fclk); in info_show()
|
| /Linux-v5.10/arch/h8300/boot/dts/ |
| D | edosk2674.dts | 38 fclk: fclk { label
75 clocks = <&fclk>;
83 clocks = <&fclk>;
91 clocks = <&fclk>;
98 clocks = <&fclk>;
105 clocks = <&fclk>;
|
| D | h8300h_sim.dts | 31 fclk: fclk { label
69 clocks = <&fclk>;
78 clocks = <&fclk>;
86 clocks = <&fclk>;
94 clocks = <&fclk>;
|
| D | h8s_sim.dts | 37 fclk: fclk { label
74 clocks = <&fclk>;
82 clocks = <&fclk>;
90 clocks = <&fclk>;
97 clocks = <&fclk>;
|
| /Linux-v5.10/drivers/usb/host/ |
| D | ehci-sh.c | 13 struct clk *iclk, *fclk; member
115 priv->fclk = devm_clk_get(&pdev->dev, "usb_fck"); in ehci_hcd_sh_probe()
116 if (IS_ERR(priv->fclk)) in ehci_hcd_sh_probe()
117 priv->fclk = NULL; in ehci_hcd_sh_probe()
123 clk_enable(priv->fclk); in ehci_hcd_sh_probe()
140 clk_disable(priv->fclk); in ehci_hcd_sh_probe()
158 clk_disable(priv->fclk); in ehci_hcd_sh_remove()
|
| /Linux-v5.10/Documentation/devicetree/bindings/display/ti/ |
| D | ti,omap4-dss.txt | 14 - clocks: handle to fclk
36 - clocks: handle to fclk
51 - clocks: handles to fclk and iclk
67 - clocks: handle to fclk
88 - clocks: handles to fclk and pll clock
111 - clocks: handles to fclk and pll clock
|
| D | ti,omap3-dss.txt | 14 - clocks: handle to fclk
37 - clocks: handle to fclk
52 - clocks: handles to fclk and iclk
64 - clocks: handle to fclk
82 - clocks: handles to fclk and pll clock
|
| D | ti,omap5-dss.txt | 14 - clocks: handle to fclk
36 - clocks: handle to fclk
51 - clocks: handles to fclk and iclk
69 - clocks: handles to fclk and pll clock
92 - clocks: handles to fclk and pll clock
|
| D | ti,dra7-dss.txt | 14 - clocks: handle to fclk
47 - clocks: handle to fclk
66 - clocks: handles to fclk and pll clock
|
| /Linux-v5.10/include/linux/soc/samsung/ |
| D | s3c-cpu-freq.h | 20 * @fclk: The FCLK frequency in Hz.
34 unsigned long fclk; member
72 * @p_divisor: Divisor from FCLK to PCLK.
73 * @h_divisor: Divisor from FCLK to HCLK.
74 * @arm_divisor: Divisor from FCLK to ARMCLK (not all CPUs).
|
| /Linux-v5.10/drivers/clk/samsung/ |
| D | clk-s3c2410.c | 57 MUX(FCLK, "fclk", fclk_p, CLKSLOW, 4, 1),
110 ALIAS(FCLK, NULL, "fclk"),
167 * armclk is directly supplied by the fclk, without
170 FFACTOR(ARMCLK, "armclk", "fclk", 1, 1, 0),
227 PNAME(hclk_p) = { "fclk", "div_hclk_2", "div_hclk_4", "div_hclk_3" };
228 PNAME(armclk_p) = { "fclk", "hclk" };
236 FFACTOR(0, "div_hclk_2", "fclk", 1, 2, 0),
254 DIV(0, "div_hclk", "fclk", CLKDIVN, 1, 1),
255 DIV_T(0, "div_hclk_4", "fclk", CAMDIVN, 9, 1, div_hclk_4_d),
256 DIV_T(0, "div_hclk_3", "fclk", CAMDIVN, 8, 1, div_hclk_3_d),
|
| /Linux-v5.10/drivers/media/dvb-frontends/ |
| D | s5h1420.c | 39 u32 fclk; member
368 tmp = state->fclk / tmp; in s5h1420_read_status()
475 do_div(val, (state->fclk / 1000)); in s5h1420_setsymbolrate()
501 * divide fclk by 1000000 to get the correct value. */ in s5h1420_setfreqoffset()
502 val = -(int) ((freqoffset * (1<<24)) / (state->fclk / 1000000)); in s5h1420_setfreqoffset()
529 * divide fclk by 1000000 to get the correct value. */ in s5h1420_getfreqoffset()
530 val = (((-val) * (state->fclk/1000000)) / (1<<24)); in s5h1420_getfreqoffset()
666 /* set s5h1420 fclk PLL according to desired symbol rate */ in s5h1420_set_frontend()
668 state->fclk = 80000000; in s5h1420_set_frontend()
670 state->fclk = 59000000; in s5h1420_set_frontend()
[all …]
|
| D | cx24110.c | 50 {0x07,0x01}, /* @ Fclk, i.e. sampling clock, 60MHz */
231 u32 tmp, fclk, BDRI; in cx24110_set_symbolrate() local
245 and set the PLL accordingly (R07[1:0] Fclk, R06[7:4] PLLmult, in cx24110_set_symbolrate()
251 fclk=90999000UL/2; in cx24110_set_symbolrate()
255 fclk=60666000UL; in cx24110_set_symbolrate()
259 fclk=80888000UL; in cx24110_set_symbolrate()
263 fclk=90999000UL; in cx24110_set_symbolrate()
265 dprintk("cx24110 debug: fclk %d Hz\n",fclk); in cx24110_set_symbolrate()
275 BDRI=fclk>>2; in cx24110_set_symbolrate()
288 dprintk("fclk = %d\n", fclk); in cx24110_set_symbolrate()
|
| D | mb86a20s.h | 16 * @fclk: Clock frequency. If zero, assumes the default
22 u32 fclk; member
|
| /Linux-v5.10/drivers/iio/adc/ |
| D | ad7124.c | 266 unsigned int fclk, odr_sel_bits; in ad7124_set_channel_odr() local
269 fclk = clk_get_rate(st->mclk); in ad7124_set_channel_odr()
271 * FS[10:0] = fCLK / (fADC x 32) where: in ad7124_set_channel_odr()
273 * fCLK is the master clock frequency in ad7124_set_channel_odr()
277 odr_sel_bits = DIV_ROUND_CLOSEST(fclk, odr * 32); in ad7124_set_channel_odr()
288 /* fADC = fCLK / (FS[10:0] x 32) */ in ad7124_set_channel_odr()
290 DIV_ROUND_CLOSEST(fclk, odr_sel_bits * 32); in ad7124_set_channel_odr()
656 unsigned int val, fclk, power_mode; in ad7124_setup() local
659 fclk = clk_get_rate(st->mclk); in ad7124_setup()
660 if (!fclk) in ad7124_setup()
[all …]
|
| /Linux-v5.10/arch/arm64/boot/dts/ti/ |
| D | k3-j7200-main.dtsi | 186 clock-names = "fclk";
199 clock-names = "fclk";
212 clock-names = "fclk";
225 clock-names = "fclk";
238 clock-names = "fclk";
251 clock-names = "fclk";
264 clock-names = "fclk";
277 clock-names = "fclk";
290 clock-names = "fclk";
303 clock-names = "fclk";
|
| /Linux-v5.10/drivers/clocksource/ |
| D | timer-ti-dm.c | 173 if (unlikely(!timer) || IS_ERR(timer->fclk)) in omap_dm_timer_set_source()
202 if (clk_hw_get_num_parents(__clk_get_hw(timer->fclk)) < 2) in omap_dm_timer_set_source()
212 ret = clk_set_parent(timer->fclk, parent); in omap_dm_timer_set_source()
241 timer->fclk = clk_get(&timer->pdev->dev, "fck"); in omap_dm_timer_prepare()
242 if (WARN_ON_ONCE(IS_ERR(timer->fclk))) { in omap_dm_timer_prepare()
243 dev_err(&timer->pdev->dev, ": No fclk handle.\n"); in omap_dm_timer_prepare()
414 clk_put(timer->fclk); in omap_dm_timer_free()
473 if (timer && !IS_ERR(timer->fclk)) in omap_dm_timer_get_fclk()
474 return timer->fclk; in omap_dm_timer_get_fclk()
524 rate = clk_get_rate(timer->fclk); in omap_dm_timer_stop()
[all …]
|
| /Linux-v5.10/arch/sh/drivers/pci/ |
| D | pcie-sh7786.c | 26 struct clk *fclk, phy_clk; member
225 port->fclk = clk_get(NULL, fclk_name); in pcie_clk_init()
226 if (IS_ERR(port->fclk)) { in pcie_clk_init()
227 ret = PTR_ERR(port->fclk); in pcie_clk_init()
231 clk_enable(port->fclk); in pcie_clk_init()
251 clk_disable(port->fclk); in pcie_clk_init()
252 clk_put(port->fclk); in pcie_clk_init()
|
| /Linux-v5.10/Documentation/devicetree/bindings/mmc/ |
| D | ti-omap-hsmmc.txt | 92 swakeup | | fclk
98 In suspend the fclk is off and the module is disfunctional. Even register reads
99 will fail. A small logic in the host will request fclk restore, when an
|
| /Linux-v5.10/drivers/pwm/ |
| D | pwm-omap-dmtimer.c | 159 struct clk *fclk; in pwm_omap_dmtimer_config() local
168 fclk = omap->pdata->get_fclk(omap->dm_timer); in pwm_omap_dmtimer_config()
169 if (!fclk) { in pwm_omap_dmtimer_config()
170 dev_err(chip->dev, "invalid pmtimer fclk\n"); in pwm_omap_dmtimer_config()
174 clk_rate = clk_get_rate(fclk); in pwm_omap_dmtimer_config()
176 dev_err(chip->dev, "invalid pmtimer fclk rate\n"); in pwm_omap_dmtimer_config()
|
| /Linux-v5.10/sound/soc/ti/ |
| D | omap-dmic.c | 36 struct clk *fclk; member
320 dev_err(dmic->dev, "fclk clk_id (%d) not supported\n", clk_id); in omap_dmic_select_fclk()
330 mux = clk_get_parent(dmic->fclk); in omap_dmic_select_fclk()
475 dmic->fclk = devm_clk_get(dmic->dev, "fck"); in asoc_dmic_probe()
476 if (IS_ERR(dmic->fclk)) { in asoc_dmic_probe()
|
