Home
last modified time | relevance | path

Searched +full:exynos4412 +full:- +full:mct (Results 1 – 4 of 4) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/timer/
Dsamsung,exynos4210-mct.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/timer/samsung,exynos4210-mct.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung Exynos SoC Multi Core Timer (MCT)
10 - Krzysztof Kozlowski <krzk@kernel.org>
13 The Samsung's Multi Core Timer (MCT) module includes two main blocks, the
14 global timer and CPU local timers. The global timer is a 64-bit free running
15 up-counter and can generate 4 interrupts when the counter reaches one of the
16 four preset counter values. The CPU local timers are 32-bit free running
[all …]
/Linux-v6.1/drivers/clocksource/
Dexynos_mct.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* linux/arch/arm/mach-exynos4/mct.c
7 * Exynos4 MCT(Multi-Core Timer) support
70 #define MCT_NR_LOCAL (MCT_NR_IRQS - MCT_L0_IRQ)
153 panic("MCT hangs after writing %d (offset:0x%lx)\n", value, offset); in exynos4_mct_write()
167 * exynos4_read_count_64 - Read all 64-bits of the global counter
169 * This will read all 64-bits of the global counter taking care to make sure
170 * that the upper and lower half match. Note that reading the MCT can be quite
171 * slow (hundreds of nanoseconds) so you should use the 32-bit (lower half
191 * exynos4_read_count_32 - Read the lower 32-bits of the global counter
[all …]
/Linux-v6.1/arch/arm/boot/dts/
Dexynos4412.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos4412 SoC device tree source
8 * Samsung's Exynos4412 SoC device nodes are listed in this file. Exynos4412
13 * Exynos4412 SoC. As device tree coverage for Exynos4412 increases, additional
19 #include "exynos4-cpu-thermal.dtsi"
22 compatible = "samsung,exynos4412", "samsung,exynos4";
29 fimc-lite0 = &fimc_lite_0;
30 fimc-lite1 = &fimc_lite_1;
35 #address-cells = <1>;
36 #size-cells = <0>;
[all …]
/Linux-v6.1/drivers/clk/samsung/
Dclk-exynos4.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <dt-bindings/clock/exynos4.h>
13 #include <linux/clk-provider.h>
19 #include "clk-cpu.h"
295 /* Exynos 4210-specific parent groups */
334 /* Exynos 4x12-specific parent groups */
874 GATE(CLK_I2C_HDMI, "i2c-hdmi", "aclk100", GATE_IP_PERIL, 14,
945 GATE(CLK_MCT, "mct", "aclk100", E4210_GATE_IP_PERIR, 13,
985 GATE(CLK_MCT, "mct", "aclk100", E4X12_GATE_IP_PERIR, 13,
1022 np = of_find_compatible_node(NULL, NULL, "samsung,exynos4210-chipid"); in exynos4_get_xom()
[all …]