Home
last modified time | relevance | path

Searched +full:ebu +full:- +full:xway (Results 1 – 10 of 10) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/pinctrl/
Dlantiq,pinctrl-xway.txt1 Lantiq XWAY pinmux controller
4 - compatible: "lantiq,pinctrl-xway", (DEPRECATED: Use "lantiq,pinctrl-danube")
5 "lantiq,pinctrl-xr9", (DEPRECATED: Use "lantiq,xrx100-pinctrl" or
6 "lantiq,xrx200-pinctrl")
7 "lantiq,pinctrl-ase", (DEPRECATED: Use "lantiq,ase-pinctrl")
8 "lantiq,<chip>-pinctrl", where <chip> is:
9 "ase" (XWAY AMAZON Family)
10 "danube" (XWAY DANUBE Family)
11 "xrx100" (XWAY xRX100 Family)
12 "xrx200" (XWAY xRX200 Family)
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/mips/lantiq/
Dlantiq,ebu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mips/lantiq/lantiq,ebu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Lantiq Xway SoC series External Bus Unit (EBU)
10 - John Crispin <john@phrozen.org>
15 - enum:
16 - lantiq,ebu-xway
22 - compatible
23 - reg
[all …]
/Linux-v6.1/arch/mips/boot/dts/lantiq/
Ddanube.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #address-cells = <1>;
4 #size-cells = <1>;
5 compatible = "lantiq,xway", "lantiq,danube";
14 #address-cells = <1>;
15 #size-cells = <1>;
16 compatible = "lantiq,biu", "simple-bus";
21 #interrupt-cells = <1>;
22 interrupt-controller;
34 #address-cells = <1>;
[all …]
/Linux-v6.1/drivers/pinctrl/
Dpinctrl-xway.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/drivers/pinctrl/pinmux-xway.c
4 * based on linux/drivers/pinctrl/pinmux-pxa910.c
21 #include "pinctrl-lantiq.h"
110 /* --------- DEPRECATED: xr9 related code --------- */
111 /* ---------- use xrx100/xrx200 instead ---------- */
129 MFP_XWAY(GPIO13, GPIO, EBU, SPI, NONE),
137 MFP_XWAY(GPIO21, GPIO, PCI, EBU, GPT),
139 MFP_XWAY(GPIO23, GPIO, EBU, PCI, STP),
140 MFP_XWAY(GPIO24, GPIO, EBU, TDM, PCI),
[all …]
/Linux-v6.1/arch/mips/pci/
Dpci-lantiq.c1 // SPDX-License-Identifier: GPL-2.0-only
25 #include "pci-lantiq.h"
88 bar11mask = (0x0ffffff0 & ~((1 << (fls(mem) - 1)) - 1)) | 8; in ltq_calc_bar11mask()
95 struct device_node *node = pdev->dev.of_node; in ltq_pci_startup()
101 clk_pci = clk_get(&pdev->dev, NULL); in ltq_pci_startup()
103 dev_err(&pdev->dev, "failed to get pci clock\n"); in ltq_pci_startup()
107 clk_external = clk_get(&pdev->dev, "external"); in ltq_pci_startup()
110 dev_err(&pdev->dev, "failed to get external pci clock\n"); in ltq_pci_startup()
115 bus_clk = of_get_property(node, "lantiq,bus-clock", NULL); in ltq_pci_startup()
121 if (of_find_property(node, "lantiq,external-clock", NULL)) in ltq_pci_startup()
[all …]
/Linux-v6.1/drivers/mtd/nand/raw/
Dxway_nand.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright © 2016 Hauke Mehrtens <hauke@hauke-m.de>
41 /* we need to tel the ebu which addr we mapped the nand to */
45 /* we need to tell the EBU that we have nand attached and set it up properly */
76 return readb(data->nandaddr + op); in xway_readb()
84 writeb(value, data->nandaddr + op); in xway_writeb()
92 case -1: in xway_select_chip()
95 spin_unlock_irqrestore(&ebu_lock, data->csflags); in xway_select_chip()
98 spin_lock_irqsave(&ebu_lock, data->csflags); in xway_select_chip()
151 if (chip->ecc.engine_type == NAND_ECC_ENGINE_TYPE_SOFT && in xway_attach_chip()
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
9 <http://www.linux-mtd.infradead.org/doc/nand.html>.
126 include NAND flash controllers with built-in hardware ECC
154 tristate "Marvell EBU NAND controller"
161 - PXA3xx processors (NFCv1)
162 - 32-bit Armada platforms (XP, 37x, 38x, 39x) (NFCv2)
163 - 64-bit Aramda platforms (7k, 8k) (NFCv2)
243 Controller Module with built-in hardware ECC capabilities.
255 with built-in hardware ECC capabilities.
265 processor localbus with User-Programmable Machine support.
[all …]
/Linux-v6.1/arch/mips/lantiq/
Dirq.c1 // SPDX-License-Identifier: GPL-2.0-only
23 /* register definitions - internal irqs */
32 /* register definitions - external irqs */
45 * irqs generated by devices attached to the EBU need to be acked in
75 return -1; in ltq_eiu_get_irq()
80 unsigned long offset = d->hwirq - MIPS_CPU_IRQ_CASCADE; in ltq_disable_irq()
98 unsigned long offset = d->hwirq - MIPS_CPU_IRQ_CASCADE; in ltq_mask_and_ack_irq()
117 unsigned long offset = d->hwirq - MIPS_CPU_IRQ_CASCADE; in ltq_ack_irq()
133 unsigned long offset = d->hwirq - MIPS_CPU_IRQ_CASCADE; in ltq_enable_irq()
160 if (d->hwirq == ltq_eiu_irq[i]) { in ltq_eiu_settype()
[all …]
/Linux-v6.1/arch/mips/lantiq/xway/
Dsysctrl.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (C) 2011-2012 John Crispin <john@phrozen.org>
5 * Copyright (C) 2013-2015 Lantiq Beteiligungs-GmbH & Co.KG
125 #define PMU1_PCIE_PHY BIT(0) /* vr9-specific,moved in ar10/grx390 */
166 do {} while (--retry && (pmu_r32(PMU_PWDSR) & module)); in ltq_pmu_enable()
181 do {} while (--retry && (!(pmu_r32(PMU_PWDSR) & module))); in ltq_pmu_disable()
192 ltq_cgu_w32(ltq_cgu_r32(ifccr) | clk->bits, ifccr); in cgu_enable()
199 ltq_cgu_w32(ltq_cgu_r32(ifccr) & ~clk->bits, ifccr); in cgu_disable()
209 pmu_w32(clk->bits, PWDCR_EN_XRX(clk->module)); in pmu_enable()
210 do {} while (--retry && in pmu_enable()
[all …]
/Linux-v6.1/drivers/gpio/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
57 non-sleeping contexts. They can make bitbanged serial protocols
116 tristate "GPIO driver for 74xx-ICs with MMIO access"
120 Say yes here to support GPIO functionality for 74xx-compatible ICs
136 If driver is built as a module it will be called gpio-altera.
297 tristate "Generic memory-mapped GPIO controller support (MMIO platform device)"
300 Say yes here to support basic platform_device memory-mapped GPIO controllers.
319 This GPIO controller supports double-edge interrupt and multi-core
338 ICH-based chipsets. Currently supported devices: ICH6, ICH7, ICH8
379 bool "Loongson-2/3 GPIO support"
[all …]