Home
last modified time | relevance | path

Searched full:dsi_pll (Results 1 – 22 of 22) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/i915/display/
Dvlv_dsi_pll.c105 config->dsi_pll.ctrl = 1 << (DSI_PLL_P1_POST_DIV_SHIFT + calc_p - 2); in dsi_calc_mnp()
106 config->dsi_pll.div = in dsi_calc_mnp()
135 config->dsi_pll.ctrl |= DSI_PLL_CLK_GATE_DSI0_DSIPLL; in vlv_dsi_pll_compute()
138 config->dsi_pll.ctrl |= DSI_PLL_CLK_GATE_DSI1_DSIPLL; in vlv_dsi_pll_compute()
140 config->dsi_pll.ctrl |= DSI_PLL_VCO_EN; in vlv_dsi_pll_compute()
143 config->dsi_pll.div, config->dsi_pll.ctrl); in vlv_dsi_pll_compute()
158 vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_DIVIDER, config->dsi_pll.div); in vlv_dsi_pll_enable()
160 config->dsi_pll.ctrl & ~DSI_PLL_VCO_EN); in vlv_dsi_pll_enable()
167 vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_CONTROL, config->dsi_pll.ctrl); in vlv_dsi_pll_enable()
277 config->dsi_pll.ctrl = pll_ctl & ~DSI_PLL_LOCK; in vlv_dsi_get_pclk()
[all …]
Dintel_display_types.h1054 } dsi_pll; member
Dintel_display.c8770 PIPE_CONF_CHECK_X(dsi_pll.ctrl); in intel_pipe_config_compare()
8771 PIPE_CONF_CHECK_X(dsi_pll.div); in intel_pipe_config_compare()
/Linux-v5.15/drivers/gpu/drm/omapdrm/dss/
Ddsi.h73 #define DSI_PLL 2 macro
77 #define DSI_PLL_CONTROL DSI_REG(DSI_PLL, 0x0000)
78 #define DSI_PLL_STATUS DSI_REG(DSI_PLL, 0x0004)
79 #define DSI_PLL_GO DSI_REG(DSI_PLL, 0x0008)
80 #define DSI_PLL_CONFIGURATION1 DSI_REG(DSI_PLL, 0x000C)
81 #define DSI_PLL_CONFIGURATION2 DSI_REG(DSI_PLL, 0x0010)
Ddsi.c94 case DSI_PLL: base = dsi->pll_base; break; in dsi_write_reg()
108 case DSI_PLL: base = dsi->pll_base; break; in dsi_read_reg()
/Linux-v5.15/Documentation/devicetree/bindings/display/msm/
Ddsi-phy-14nm.yaml31 - const: dsi_pll
56 "dsi_pll";
Ddsi-phy-20nm.yaml27 - const: dsi_pll
56 reg-names = "dsi_pll",
Ddsi-phy-28nm.yaml30 - const: dsi_pll
55 reg-names = "dsi_pll",
Ddsi-phy-10nm.yaml31 - const: dsi_pll
58 "dsi_pll";
Ddsi-phy-7nm.yaml32 - const: dsi_pll
63 "dsi_pll";
/Linux-v5.15/drivers/clk/ux500/
Du8500_of_clk.c218 clk = clk_reg_prcmu_scalable("dsi_pll", "hdmiclk", in u8500_clk_init()
222 clk = clk_reg_prcmu_scalable("dsi0clk", "dsi_pll", in u8500_clk_init()
226 clk = clk_reg_prcmu_scalable("dsi1clk", "dsi_pll", in u8500_clk_init()
/Linux-v5.15/arch/arm64/boot/dts/qcom/
Dsdm660.dtsi221 "dsi_pll";
Dmsm8916.dtsi1054 reg-names = "dsi_pll",
Dsm8250.dtsi2741 "dsi_pll";
2814 "dsi_pll";
Dsdm630.dtsi1579 "dsi_pll";
Dsdm845.dtsi4300 "dsi_pll";
4369 "dsi_pll";
Dmsm8996.dtsi863 "dsi_pll";
Dsc7180.dtsi3075 "dsi_pll";
/Linux-v5.15/drivers/gpu/drm/msm/dsi/phy/
Ddsi_phy.c717 phy->pll_base = msm_ioremap_size(pdev, "dsi_pll", "DSI_PLL", &phy->pll_size); in dsi_phy_driver_probe()
/Linux-v5.15/drivers/video/fbdev/omap2/omapfb/dss/
Ddsi.c100 #define DSI_PLL 2 macro
104 #define DSI_PLL_CONTROL DSI_REG(DSI_PLL, 0x0000)
105 #define DSI_PLL_STATUS DSI_REG(DSI_PLL, 0x0004)
106 #define DSI_PLL_GO DSI_REG(DSI_PLL, 0x0008)
107 #define DSI_PLL_CONFIGURATION1 DSI_REG(DSI_PLL, 0x000C)
108 #define DSI_PLL_CONFIGURATION2 DSI_REG(DSI_PLL, 0x0010)
440 case DSI_PLL: base = dsi->pll_base; break; in dsi_write_reg()
456 case DSI_PLL: base = dsi->pll_base; break; in dsi_read_reg()
/Linux-v5.15/arch/arm/boot/dts/
Dqcom-msm8974.dtsi1584 reg-names = "dsi_pll",
Dqcom-apq8064.dtsi1305 reg-names = "dsi_pll", "dsi_phy", "dsi_phy_regulator";