Home
last modified time | relevance | path

Searched full:clk_ext1 (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.10/Documentation/devicetree/bindings/clock/
Dimx8m-clock.yaml75 - const: clk_ext1
94 - const: clk_ext1
108 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
110 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
119 clocks = <&ckil>, <&osc_25m>, <&osc_27m>, <&clk_ext1>,
121 clock-names = "ckil", "osc_25m", "osc_27m", "clk_ext1",
/Linux-v5.10/drivers/clk/imx/
Dclk-imx8mp.c69 "clk_ext1", "sys_pll2_500m", };
89 "clk_ext1", "sys_pll2_500m", };
93 "clk_ext1", "sys_pll1_133m", };
156 "clk_ext1", "clk_ext2", "clk_ext3",
173 "clk_ext1", "clk_ext2", };
185 "clk_ext1", "clk_ext2", };
200 "clk_ext1", "clk_ext2", "clk_ext3",
208 "clk_ext1", "clk_ext2", "clk_ext3",
284 "sys_pll1_40m", "sys_pll3_out", "clk_ext1",
288 "sys_pll1_40m", "sys_pll3_out", "clk_ext1",
[all …]
Dclk-imx8mm.c69 "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext4", };
72 "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", };
119 …ar *imx8mm_pcie1_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll2_500m", "clk_ext1", "clk_ext2",
132 "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", };
141 "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", };
158 … *imx8mm_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2",
216 "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", };
219 "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", };
228 "video_pll1_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" };
269 …tic const char *imx8mm_pcie2_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll2_500m", "clk_ext1",
[all …]
Dclk-imx8mq.c69 …5m", "sys1_pll_800m", "sys3_pll_out", "sys1_pll_400m", "audio_pll2_out", "clk_ext1", "clk_ext4", };
72 "sys1_pll_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", };
118 …nst imx8mq_pcie1_phy_sels[] = {"osc_25m", "sys2_pll_100m", "sys2_pll_500m", "clk_ext1", "clk_ext2",
128 …l1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext1", "clk_ext2", };
134 …l1_out", "audio_pll2_out", "video_pll1_out", "sys1_pll_133m", "osc_27m", "clk_ext1", "clk_ext2", };
147 …t imx8mq_enet_timer_sels[] = {"osc_25m", "sys2_pll_100m", "audio_pll1_out", "clk_ext1", "clk_ext2",
205 "sys3_pll_out", "clk_ext1", "sys1_pll_80m", "video_pll1_out", };
208 "sys3_pll_out", "clk_ext1", "sys1_pll_80m", "video_pll1_out", };
217 "sys1_pll_80m", "audio_pll1_out", "clk_ext1", };
258 …st char * const imx8mq_pcie2_phy_sels[] = {"osc_25m", "sys2_pll_100m", "sys2_pll_500m", "clk_ext1",
[all …]
Dclk-imx8mn.c65 "clk_ext1", "clk_ext4", };
69 "clk_ext1", "clk_ext3", };
136 "clk_ext1", "clk_ext2", "clk_ext3",
212 "sys_pll1_40m", "sys_pll3_out", "clk_ext1",
216 "sys_pll1_40m", "sys_pll3_out", "clk_ext1",
313 hws[IMX8MN_CLK_EXT1] = imx_obtain_fixed_clk_hw(np, "clk_ext1"); in imx8mn_clocks_probe()
/Linux-v5.10/arch/arm64/boot/dts/freescale/
Dimx8mp.dtsi108 clk_ext1: clock-ext1 { label
112 clock-output-names = "clk_ext1";
365 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
367 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
Dimx8mn.dtsi161 clk_ext1: clock-ext1 { label
165 clock-output-names = "clk_ext1";
425 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
427 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
Dimx8mm.dtsi161 clk_ext1: clock-ext1 { label
165 clock-output-names = "clk_ext1";
518 clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
520 clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
Dimx8mq.dtsi65 clk_ext1: clock-ext1 { label
69 clock-output-names = "clk_ext1";
602 <&clk_ext1>, <&clk_ext2>,
605 "clk_ext1", "clk_ext2",