| /Linux-v6.1/Documentation/admin-guide/LSM/ |
| D | Smack.rst | 9 Smack is the Simplified Mandatory Access Control Kernel.
10 Smack is a kernel based implementation of mandatory access
13 Smack is not the only Mandatory Access Control scheme
14 available for Linux. Those new to Mandatory Access Control
33 access to systems that use them as Smack does.
50 load the Smack access rules
53 report if a process with one label has access
85 Used to make access control decisions. In almost all cases
95 label does not allow all of the access permitted to a process
102 the Smack rule (more below) that permitted the write access
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/skylakex/ |
| D | uncore-memory.json | 572 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
580 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
589 "BriefDescription": "RD_CAS Access to Rank 0; Bank 2",
598 "BriefDescription": "RD_CAS Access to Rank 0; Bank 3",
607 "BriefDescription": "RD_CAS Access to Rank 0; Bank 4",
616 "BriefDescription": "RD_CAS Access to Rank 0; Bank 5",
625 "BriefDescription": "RD_CAS Access to Rank 0; Bank 6",
634 "BriefDescription": "RD_CAS Access to Rank 0; Bank 7",
643 "BriefDescription": "RD_CAS Access to Rank 0; Bank 8",
652 "BriefDescription": "RD_CAS Access to Rank 0; Bank 9",
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/haswellx/ |
| D | uncore-memory.json | 518 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
527 "BriefDescription": "RD_CAS Access to Rank 0; Bank 2",
536 "BriefDescription": "RD_CAS Access to Rank 0; Bank 4",
545 "BriefDescription": "RD_CAS Access to Rank 0; Bank 8",
554 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
563 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
571 "BriefDescription": "RD_CAS Access to Rank 0; Bank 3",
580 "BriefDescription": "RD_CAS Access to Rank 0; Bank 5",
589 "BriefDescription": "RD_CAS Access to Rank 0; Bank 6",
598 "BriefDescription": "RD_CAS Access to Rank 0; Bank 7",
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/broadwellx/ |
| D | uncore-memory.json | 518 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
527 "BriefDescription": "RD_CAS Access to Rank 0; Bank 2",
536 "BriefDescription": "RD_CAS Access to Rank 0; Bank 4",
545 "BriefDescription": "RD_CAS Access to Rank 0; Bank 8",
554 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
563 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
571 "BriefDescription": "RD_CAS Access to Rank 0; Bank 3",
580 "BriefDescription": "RD_CAS Access to Rank 0; Bank 5",
589 "BriefDescription": "RD_CAS Access to Rank 0; Bank 6",
598 "BriefDescription": "RD_CAS Access to Rank 0; Bank 7",
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/arm64/ |
| D | recommended.json | 3 "PublicDescription": "Attributable Level 1 data cache access, read",
6 "BriefDescription": "L1D cache access, read"
9 "PublicDescription": "Attributable Level 1 data cache access, write",
12 "BriefDescription": "L1D cache access, write"
69 "PublicDescription": "Attributable Level 1 data or unified TLB access, read",
72 "BriefDescription": "L1D tlb access, read"
75 "PublicDescription": "Attributable Level 1 data or unified TLB access, write",
78 "BriefDescription": "L1D tlb access, write"
81 "PublicDescription": "Attributable Level 2 data cache access, read",
84 "BriefDescription": "L2D cache access, read"
[all …]
|
| D | common-and-microarch.json | 27 "PublicDescription": "Level 1 data cache access",
30 "BriefDescription": "Level 1 data cache access"
117 "PublicDescription": "Data memory access",
120 "BriefDescription": "Data memory access"
123 "PublicDescription": "Attributable Level 1 instruction cache access",
126 "BriefDescription": "Attributable Level 1 instruction cache access"
135 "PublicDescription": "Level 2 data cache access",
138 "BriefDescription": "Level 2 data cache access"
153 "PublicDescription": "Attributable Bus access",
156 "BriefDescription": "Attributable Bus access"
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/cascadelakex/ |
| D | uncore-memory.json | 692 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
700 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
709 "BriefDescription": "RD_CAS Access to Rank 0; Bank 2",
718 "BriefDescription": "RD_CAS Access to Rank 0; Bank 3",
727 "BriefDescription": "RD_CAS Access to Rank 0; Bank 4",
736 "BriefDescription": "RD_CAS Access to Rank 0; Bank 5",
745 "BriefDescription": "RD_CAS Access to Rank 0; Bank 6",
754 "BriefDescription": "RD_CAS Access to Rank 0; Bank 7",
763 "BriefDescription": "RD_CAS Access to Rank 0; Bank 8",
772 "BriefDescription": "RD_CAS Access to Rank 0; Bank 9",
[all …]
|
| /Linux-v6.1/drivers/net/ethernet/mellanox/mlxsw/ |
| D | reg.h | 45 * Access: RW
68 * Access: RW
89 * Access: RW
96 * Access: RW
104 * Access: RW
114 * Access: Index
139 * Access: Index
148 * Access: RW
161 * The following register defines the access to the filtering database.
163 * The access is optimized for bulk updates in which case more than one
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/broadwellde/ |
| D | uncore-memory.json | 537 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
546 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
554 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
563 "BriefDescription": "RD_CAS Access to Rank 0; Bank 10",
572 "BriefDescription": "RD_CAS Access to Rank 0; Bank 11",
581 "BriefDescription": "RD_CAS Access to Rank 0; Bank 12",
590 "BriefDescription": "RD_CAS Access to Rank 0; Bank 13",
599 "BriefDescription": "RD_CAS Access to Rank 0; Bank 14",
608 "BriefDescription": "RD_CAS Access to Rank 0; Bank 15",
617 "BriefDescription": "RD_CAS Access to Rank 0; Bank 2",
[all …]
|
| /Linux-v6.1/include/linux/ |
| D | instrumented.h | 4 * This header provides generic wrappers for memory access instrumentation that
17 * instrument_read - instrument regular read access
19 * Instrument a regular read access. The instrumentation should be inserted
22 * @ptr address of access
23 * @size size of access
32 * instrument_write - instrument regular write access
34 * Instrument a regular write access. The instrumentation should be inserted
37 * @ptr address of access
38 * @size size of access
47 * instrument_read_write - instrument regular read-write access
[all …]
|
| D | kcsan-checks.h | 3 * KCSAN access checks and modifiers. These can be used to explicitly check
16 /* Access types -- if KCSAN_ACCESS_WRITE is not set, the access is a read. */
17 #define KCSAN_ACCESS_WRITE (1 << 0) /* Access is a write. */
19 #define KCSAN_ACCESS_ATOMIC (1 << 2) /* Access is atomic. */
21 #define KCSAN_ACCESS_ASSERT (1 << 3) /* Access is an assertion. */
22 #define KCSAN_ACCESS_SCOPED (1 << 4) /* Access is a scoped access. */
27 * to validate access to an address. Never use these in header files!
31 * __kcsan_check_access - check generic access for races
33 * @ptr: address of access
34 * @size: size of access
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/sandybridge/ |
| D | uncore-cache.json | 3 … "BriefDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
8 … "PublicDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
13 "BriefDescription": "L3 Lookup any request that access cache and found line in I-state.",
18 "PublicDescription": "L3 Lookup any request that access cache and found line in I-state.",
23 "BriefDescription": "L3 Lookup any request that access cache and found line in M-state.",
28 "PublicDescription": "L3 Lookup any request that access cache and found line in M-state.",
33 "BriefDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
38 … "PublicDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
43 …"BriefDescription": "L3 Lookup external snoop request that access cache and found line in E or S-s…
48 …"PublicDescription": "L3 Lookup external snoop request that access cache and found line in E or S-…
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/haswell/ |
| D | uncore-cache.json | 3 … "BriefDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
8 … "PublicDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
13 "BriefDescription": "L3 Lookup any request that access cache and found line in I-state.",
18 "PublicDescription": "L3 Lookup any request that access cache and found line in I-state.",
23 "BriefDescription": "L3 Lookup any request that access cache and found line in M-state.",
28 "PublicDescription": "L3 Lookup any request that access cache and found line in M-state.",
33 "BriefDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
38 … "PublicDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
43 …"BriefDescription": "L3 Lookup external snoop request that access cache and found line in E or S-s…
48 …"PublicDescription": "L3 Lookup external snoop request that access cache and found line in E or S-…
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/ivybridge/ |
| D | uncore-cache.json | 3 … "BriefDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
8 … "PublicDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
13 "BriefDescription": "L3 Lookup any request that access cache and found line in I-state.",
18 "PublicDescription": "L3 Lookup any request that access cache and found line in I-state.",
23 "BriefDescription": "L3 Lookup any request that access cache and found line in M-state.",
28 "PublicDescription": "L3 Lookup any request that access cache and found line in M-state.",
33 "BriefDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
38 … "PublicDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
43 …"BriefDescription": "L3 Lookup external snoop request that access cache and found line in E or S-s…
48 …"PublicDescription": "L3 Lookup external snoop request that access cache and found line in E or S-…
[all …]
|
| /Linux-v6.1/arch/mips/include/asm/octeon/ |
| D | cvmx-fau.h | 123 * @reg: FAU atomic register to access. 0 <= reg < 2048.
124 * - Step by 2 for 16 bit access.
125 * - Step by 4 for 32 bit access.
126 * - Step by 8 for 64 bit access.
143 * @reg: FAU atomic register to access. 0 <= reg < 2048.
144 * - Step by 2 for 16 bit access.
145 * - Step by 4 for 32 bit access.
146 * - Step by 8 for 64 bit access.
148 * Note: When performing 32 and 64 bit access, only the low
164 * @reg: FAU atomic register to access. 0 <= reg < 2048.
[all …]
|
| /Linux-v6.1/tools/testing/selftests/bpf/verifier/ |
| D | direct_value_access.c | 2 "direct map access, write test 1",
14 "direct map access, write test 2",
26 "direct map access, write test 3",
38 "direct map access, write test 4",
50 "direct map access, write test 5",
62 "direct map access, write test 6",
75 "direct map access, write test 7",
87 "direct map access, write test 8",
99 "direct map access, write test 9",
108 .errstr = "invalid access to map value pointer",
[all …]
|
| D | ctx_skb.c | 2 "access skb fields ok",
33 "access skb fields bad1",
38 .errstr = "invalid bpf_context access",
42 "access skb fields bad2",
63 "access skb fields bad3",
85 "access skb fields bad4",
108 "invalid access __sk_buff family",
114 .errstr = "invalid bpf_context access",
118 "invalid access __sk_buff remote_ip4",
124 .errstr = "invalid bpf_context access",
[all …]
|
| D | helper_value_access.c | 2 "helper access to map: full range",
21 "helper access to map: partial range",
40 "helper access to map: empty range",
54 .errstr = "invalid access to map value, value_size=48 off=0 size=0",
59 "helper access to map: out-of-bound range",
74 .errstr = "invalid access to map value, value_size=48 off=0 size=56",
79 "helper access to map: negative range",
99 "helper access to adjusted map (via const imm): full range",
120 "helper access to adjusted map (via const imm): partial range",
140 "helper access to adjusted map (via const imm): empty range",
[all …]
|
| D | direct_packet_access.c | 16 "direct packet access: test1",
33 "direct packet access: test2",
67 "direct packet access: test3",
74 .errstr = "invalid bpf_context access off=76",
79 "direct packet access: test4 (write)",
96 "direct packet access: test5 (pkt_end >= reg, good access)",
115 "direct packet access: test6 (pkt_end >= reg, bad access)",
130 .errstr = "invalid access to packet",
135 "direct packet access: test7 (pkt_end >= reg, both accesses)",
151 .errstr = "invalid access to packet",
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/broadwell/ |
| D | uncore-cache.json | 3 … "BriefDescription": "L3 Lookup any request that access cache and found line in E or S-state",
8 … "PublicDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
13 "BriefDescription": "L3 Lookup any request that access cache and found line in I-state",
18 "PublicDescription": "L3 Lookup any request that access cache and found line in I-state.",
23 "BriefDescription": "L3 Lookup any request that access cache and found line in M-state",
28 "PublicDescription": "L3 Lookup any request that access cache and found line in M-state.",
33 "BriefDescription": "L3 Lookup any request that access cache and found line in MESI-state",
38 … "PublicDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
43 … "BriefDescription": "L3 Lookup read request that access cache and found line in E or S-state",
48 … "PublicDescription": "L3 Lookup read request that access cache and found line in E or S-state.",
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/skylake/ |
| D | uncore-cache.json | 3 … "BriefDescription": "L3 Lookup any request that access cache and found line in E or S-state",
8 … "PublicDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
13 "BriefDescription": "L3 Lookup any request that access cache and found line in I-state",
18 "PublicDescription": "L3 Lookup any request that access cache and found line in I-state.",
23 "BriefDescription": "L3 Lookup any request that access cache and found line in M-state",
28 "PublicDescription": "L3 Lookup any request that access cache and found line in M-state.",
33 "BriefDescription": "L3 Lookup any request that access cache and found line in MESI-state",
38 … "PublicDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
43 … "BriefDescription": "L3 Lookup read request that access cache and found line in E or S-state",
48 … "PublicDescription": "L3 Lookup read request that access cache and found line in E or S-state.",
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/x86/ivytown/ |
| D | uncore-memory.json | 537 "BriefDescription": "RD_CAS Access to Rank 0; Bank 0",
546 "BriefDescription": "RD_CAS Access to Rank 0; Bank 1",
555 "BriefDescription": "RD_CAS Access to Rank 0; Bank 2",
564 "BriefDescription": "RD_CAS Access to Rank 0; Bank 3",
573 "BriefDescription": "RD_CAS Access to Rank 0; Bank 4",
582 "BriefDescription": "RD_CAS Access to Rank 0; Bank 5",
591 "BriefDescription": "RD_CAS Access to Rank 0; Bank 6",
600 "BriefDescription": "RD_CAS Access to Rank 0; Bank 7",
609 "BriefDescription": "RD_CAS Access to Rank 1; Bank 0",
618 "BriefDescription": "RD_CAS Access to Rank 1; Bank 1",
[all …]
|
| /Linux-v6.1/Documentation/core-api/ |
| D | unaligned-memory-access.rst | 14 when it comes to memory access. This document presents some details about
19 The definition of an unaligned access
26 access.
28 The above may seem a little vague, as memory access can happen in different
32 which will compile to multiple-byte memory access instructions, namely when
47 of memory access. However, we must consider ALL supported architectures;
52 Why unaligned access is bad
55 The effects of performing an unaligned memory access vary from architecture
62 happen. The exception handler is able to correct the unaligned access,
66 unaligned access to be corrected.
[all …]
|
| /Linux-v6.1/tools/testing/selftests/landlock/ |
| D | fs_test.c | 273 * (access type) confusion for this test. in test_open_rel()
374 /* Tests with denied-by-default access right. */ in TEST_F_FORK()
388 /* Test with no access. */ in TEST_F_FORK()
431 __u64 access; in TEST_F_FORK() local
443 /* Tests access rights for files. */ in TEST_F_FORK()
447 /* Tests access rights for directories. */ in TEST_F_FORK()
452 for (access = 1; access <= ACCESS_LAST; access <<= 1) { in TEST_F_FORK()
453 path_beneath_dir.allowed_access = access; in TEST_F_FORK()
458 path_beneath_file.allowed_access = access; in TEST_F_FORK()
461 if (access & ACCESS_FILE) { in TEST_F_FORK()
[all …]
|
| /Linux-v6.1/tools/perf/pmu-events/arch/arm64/arm/cortex-a65-e1/ |
| D | cache.json | 153 …"PublicDescription": "Level 2 TLB last-level walk cache access. This event does not count if the M…
156 …"BriefDescription": "Level 2 TLB last-level walk cache access. This event does not count if the MM…
165 …"PublicDescription": "Level 2 TLB level-2 walk cache access. This event counts accesses to the lev…
168 …"BriefDescription": "Level 2 TLB level-2 walk cache access. This event counts accesses to the leve…
177 …he access. This event counts on each access to the IPA cache. +//0 If a single pagewalk needs to m…
180 …he access. This event counts on each access to the IPA cache. +//0 If a single pagewalk needs to m…
183 …a single pagewalk needs to make multiple accesses to the IPA cache, each access which causes a ref…
186 …a single pagewalk needs to make multiple accesses to the IPA cache, each access which causes a ref…
195 … 2 data cache access. This event occurs when a requestor outside the PE makes a coherency request …
198 … 2 data cache access. This event occurs when a requestor outside the PE makes a coherency request …
[all …]
|
