Home
last modified time | relevance | path

Searched +full:sparx +full:- +full:5 (Results 1 – 14 of 14) sorted by relevance

/Linux-v6.1/drivers/net/ethernet/microchip/sparx5/
Dsparx5_main.h1 /* SPDX-License-Identifier: GPL-2.0+ */
25 SPX5_TARGET_CT_7546 = 0x7546, /* SparX-5-64 Enterprise */
26 SPX5_TARGET_CT_7549 = 0x7549, /* SparX-5-90 Enterprise */
27 SPX5_TARGET_CT_7552 = 0x7552, /* SparX-5-128 Enterprise */
28 SPX5_TARGET_CT_7556 = 0x7556, /* SparX-5-160 Enterprise */
29 SPX5_TARGET_CT_7558 = 0x7558, /* SparX-5-200 Enterprise */
30 SPX5_TARGET_CT_7546TSN = 0x47546, /* SparX-5-64i Industrial */
31 SPX5_TARGET_CT_7549TSN = 0x47549, /* SparX-5-90i Industrial */
32 SPX5_TARGET_CT_7552TSN = 0x47552, /* SparX-5-128i Industrial */
33 SPX5_TARGET_CT_7556TSN = 0x47556, /* SparX-5-160i Industrial */
[all …]
Dsparx5_ptp.c1 // SPDX-License-Identifier: GPL-2.0+
7 * https://github.com/microchip-ung/sparx-5_reginfo
32 * (1/1000000)/((2^-59)/X) in sparx5_ptp_get_1ppm()
37 switch (sparx5->coreclock) { in sparx5_ptp_get_1ppm()
59 switch (sparx5->coreclock) { in sparx5_ptp_get_nominal_value()
79 struct sparx5 *sparx5 = port->sparx5; in sparx5_ptp_hwtstamp_set()
88 if (test_bit(port->portno, sparx5->bridge_mask)) in sparx5_ptp_hwtstamp_set()
89 return -EINVAL; in sparx5_ptp_hwtstamp_set()
91 if (copy_from_user(&cfg, ifr->ifr_data, sizeof(cfg))) in sparx5_ptp_hwtstamp_set()
92 return -EFAULT; in sparx5_ptp_hwtstamp_set()
[all …]
Dsparx5_fdma.c1 // SPDX-License-Identifier: GPL-2.0+
7 * https://github.com/microchip-ung/sparx-5_reginfo
15 #include <linux/dma-mapping.h>
42 * +---------------------------+
44 * +---------------------------+
46 * +---------------------------+
48 * +---------------------------+
50 * +---------------------------+
52 * +---------------------------+
54 * +---------------------------+
[all …]
Dsparx5_main.c1 // SPDX-License-Identifier: GPL-2.0+
7 * https://github.com/microchip-ung/sparx-5_reginfo
33 ((SPX5_BUFFER_MEMORY / SPX5_BUFFER_CELL_SZ - 100) * (fraction) / 100)
137 { TARGET_DEV2G5 + 5, 0x1041c000, 1 }, /* 0x61041c000 */
138 { TARGET_DEV5G + 5, 0x10420000, 1 }, /* 0x610420000 */
139 { TARGET_PCS5G_BR + 5, 0x10424000, 1 }, /* 0x610424000 */
155 { TARGET_DEV10G + 5, 0x10464000, 1 }, /* 0x610464000 */
156 { TARGET_PCS10G_BR + 5, 0x10468000, 1 }, /* 0x610468000 */
182 { TARGET_DEV25G + 5, 0x104d8000, 1 }, /* 0x6104d8000 */
183 { TARGET_PCS25G_BR + 5, 0x104dc000, 1 }, /* 0x6104dc000 */
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/net/dsa/
Dvitesse,vsc73xx.txt9 Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
10 Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
11 Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
12 Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
17 reside inside a SPI bus device tree node, see spi/spi-bus.txt
19 When the chip is connected to a parallel memory bus and work in memory-mapped
25 - compatible: must be exactly one of:
30 - gpio-controller: indicates that this switch is also a GPIO controller,
32 - #gpio-cells: this must be set to <2> and indicates that we are a twocell
37 - reset-gpios: a handle to a GPIO line that can issue reset of the chip.
[all …]
/Linux-v6.1/drivers/net/dsa/
Dvitesse-vsc73xx-platform.c1 // SPDX-License-Identifier: GPL-2.0
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
8 * This driver takes control of the switch chip connected over CPU-attached
13 * Based on vitesse-vsc-spi.c by:
23 #include "vitesse-vsc73xx.h"
32 * struct vsc73xx_platform - VSC73xx Platform state container
58 struct vsc73xx_platform *vsc_platform = vsc->priv; in vsc73xx_platform_read()
[all …]
Dvitesse-vsc73xx-spi.c1 // SPDX-License-Identifier: GPL-2.0
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
20 #include "vitesse-vsc73xx.h"
25 #define VSC73XX_CMD_SPI_BLOCK_SHIFT 5
30 * struct vsc73xx_spi - VSC73xx SPI state container
55 struct vsc73xx_spi *vsc_spi = vsc->priv; in vsc73xx_spi_read()
63 return -EINVAL; in vsc73xx_spi_read()
[all …]
Dvitesse-vsc73xx-core.c1 // SPDX-License-Identifier: GPL-2.0
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
8 * These switches have a built-in 8051 CPU and can download and execute a
10 * handling the switch in a memory-mapped manner by connecting to that external
31 #include "vitesse-vsc73xx.h"
33 #define VSC73XX_BLOCK_MAC 0x1 /* Subblocks 0-4, 6 (CPU port) */
84 #define VSC73XX_MAC_CFG_MAC_RX_RST BIT(5)
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/net/
Dmicrochip,sparx5-switch.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/net/microchip,sparx5-switch.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Steen Hegelund <steen.hegelund@microchip.com>
11 - Lars Povlsen <lars.povlsen@microchip.com>
14 The SparX-5 Enterprise Ethernet switch family provides a rich set of
15 Enterprise switching features such as advanced TCAM-based VLAN and
17 security through TCAM-based frame processing using versatile content
25 forwarding (uRPF) tasks. Additional L3 features include VRF-Lite and
[all …]
/Linux-v6.1/Documentation/hwmon/
Dsparx5-temp.rst1 .. SPDX-License-Identifier: GPL-2.0-only
3 Microchip SparX-5 SoC
10 Prefix: 'sparx5-temp'
12 Addresses scanned: -
19 -----------
24 The sensor has a range of -40°C to +125°C and an accuracy of +/-5°C.
27 -------------
/Linux-v6.1/Documentation/devicetree/bindings/arm/
Dmicrochip,sparx5.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lars Povlsen <lars.povlsen@microchip.com>
13 The Microchip Sparx5 SoC is a ARMv8-based used in a family of
14 gigabit TSN-capable gigabit switches.
16 The SparX-5 Ethernet switch family provides a rich set of switching
17 features such as advanced TCAM-based VLAN and QoS processing
19 TCAM-based frame processing using versatile content aware processor
27 - description: The Sparx5 pcb125 board is a modular board,
[all …]
/Linux-v6.1/drivers/reset/
Dreset-microchip-sparx5.c1 // SPDX-License-Identifier: GPL-2.0+
7 * https://github.com/microchip-ung/sparx-5_reginfo
14 #include <linux/reset-controller.h>
41 regmap_update_bits(ctx->cpu_ctrl, ctx->props->protect_reg, in sparx5_switch_reset()
42 ctx->props->protect_bit, ctx->props->protect_bit); in sparx5_switch_reset()
45 regmap_write(ctx->gcb_ctrl, ctx->props->reset_reg, in sparx5_switch_reset()
46 ctx->props->reset_bit); in sparx5_switch_reset()
49 return regmap_read_poll_timeout(ctx->gcb_ctrl, ctx->props->reset_reg, val, in sparx5_switch_reset()
50 (val & ctx->props->reset_bit) == 0, in sparx5_switch_reset()
71 syscon_np = of_parse_phandle(pdev->dev.of_node, name, 0); in mchp_sparx5_map_syscon()
[all …]
/Linux-v6.1/arch/arm64/
DKconfig.platforms1 # SPDX-License-Identifier: GPL-2.0-only
12 bool "Allwinner sunxi 64-bit SoC Family"
33 This enables support for Apple's in-house ARM SoC family, starting
67 Say Y if you intend to run the kernel on a Broadcom Broadband ARM-based
70 This enables support for Broadcom BCA ARM-based broadband chipsets,
74 bool "Broadcom Set-Top-Box SoCs"
115 This enables support for the Microchip Sparx5 ARMv8-based
116 SoC family of TSN-capable gigabit switches.
118 The SparX-5 Ethernet switch family provides a rich set of
119 switching features such as advanced TCAM-based VLAN and QoS
[all …]
/Linux-v6.1/drivers/phy/microchip/
Dsparx5_serdes.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * https://github.com/microchip-ung/sparx-5_reginfo
9 …* https://ww1.microchip.com/downloads/en/DeviceDoc/SparX-5_Family_L2L3_Enterprise_10G_Ethernet_Swi…
99 u8 if_width; /* UDL if-width: 10/16/20/32/64 */
102 bool no_pwrcycle:1; /* Omit initial power-cycle */
241 bool no_pwrcycle:1; /* Omit initial power-cycle */
517 .cfg_vga_ctrl_3_0 = 5,
619 case 64: return 5; in sd25g28_get_iw_setting()
647 switch (macro->serdesmode) { in sparx5_sd10g25_get_mode_preset()
649 if (macro->speed == SPEED_25000) in sparx5_sd10g25_get_mode_preset()
[all …]