/Linux-v6.6/Documentation/devicetree/bindings/interrupt-controller/ |
D | loongson,eiointc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/interrupt-controller/loongson,eiointc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Loongson Extended I/O Interrupt Controller 10 - Binbin Zhou <zhoubinbin@loongson.cn> 13 This interrupt controller is found on the Loongson-3 family chips and 14 Loongson-2K series chips and is used to distribute interrupts directly to 18 - $ref: /schemas/interrupt-controller.yaml# 23 - loongson,ls2k0500-eiointc [all …]
|
/Linux-v6.6/arch/mips/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 135 bool "Generic board-agnostic MIPS kernel" 224 Support for the Texas Instruments AR7 System-on-a-Chip 298 Build a generic DT-based kernel image that boots on select 299 BCM33xx cable modem chips, BCM63xx DSL chips, and BCM7xxx set-top 391 see the Linux/MIPS FAQ on <http://www.linux-mips.org/> and the 392 DECstation porting pages on <http://decstation.unix-ag.org/>. 432 Olivetti M700-10 workstations. 468 bool "Loongson 32-bit family of machines" 471 This enables support for the Loongson-1 family of machines. [all …]
|
/Linux-v6.6/drivers/gpu/drm/loongson/ |
D | lsdc_probe.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright (C) 2023 Loongson Technology Corporation Limited 19 #define LOONGSON_CPU_MIPS_IMP_LS2K 0x61 /* Loongson 2K Mips series SoC */ 29 * We can achieve fine-grained control with the information about the host.
|
/Linux-v6.6/Documentation/translations/zh_CN/virt/ |
D | guest-halt-polling.rst | 1 .. include:: ../disclaimer-zh_CN.rst 3 :Original: Documentation/virt/guest-halt-polling.rst 7 司延腾 Yanteng Si <siyanteng@loongson.cn> 13 .. _cn_virt_guest-halt-polling: 27 2) 可以避免虚拟机退出的成本。 34 每个vcpu都有一个可调整的guest_halt_poll_ns("per-cpu guest_halt_poll_ns"), 48 2) guest_halt_poll_shrink: 53 默认值: 2 57 当事件发生在per-cpu guest_halt_poll_ns之后但在global guest_halt_poll_ns之前, 58 用于增长per-cpu guest_halt_poll_ns的乘法系数。 [all …]
|
/Linux-v6.6/arch/mips/include/asm/mach-loongson64/ |
D | loongson.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 20 /* machine-specific boot configuration */ 40 /* machine-specific reboot/halt operation */ 49 /* loongson-specific command line, env and memory initialization */ 77 #define LOONGSON_FLASH_TOP (LOONGSON_FLASH_BASE+LOONGSON_FLASH_SIZE-1) 81 #define LOONGSON_LIO0_TOP (LOONGSON_LIO0_BASE+LOONGSON_LIO0_SIZE-1) 85 #define LOONGSON_BOOT_TOP (LOONGSON_BOOT_BASE+LOONGSON_BOOT_SIZE-1) 88 #define LOONGSON_REG_TOP (LOONGSON_REG_BASE+LOONGSON_REG_SIZE-1) 89 /* Loongson-3 specific registers */ 92 #define LOONGSON3_REG_TOP (LOONGSON3_REG_BASE+LOONGSON3_REG_SIZE-1) [all …]
|
/Linux-v6.6/drivers/irqchip/ |
D | irq-loongson-liointc.c | 1 // SPDX-License-Identifier: GPL-2.0 4 * Loongson Local IO Interrupt Controller support 20 #include <loongson.h> 22 #include <asm/loongson.h> 36 * LIOINTC_REG_INTC_POL register is only valid for Loongson-2K series, and 37 * Loongson-3 series behave as noops. 73 struct irq_chip_generic *gc = handler->priv->gc; in liointc_chained_handle_irq() 79 pending = readl(handler->priv->core_isr[core]); in liointc_chained_handle_irq() 83 if (handler->priv->has_lpc_irq_errata && in liointc_chained_handle_irq() 84 (handler->parent_int_map & gc->mask_cache & in liointc_chained_handle_irq() [all …]
|
/Linux-v6.6/drivers/rtc/ |
D | rtc-loongson.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Loongson RTC driver 5 * Maintained out-of-tree by Huacai Chen <chenhuacai@kernel.org>. 7 * Binbin Zhou <zhoubinbin@loongson.cn> 20 #define TOY_WRITE0_REG 0x24 /* TOY low 32-bits value (write-only) */ 21 #define TOY_WRITE1_REG 0x28 /* TOY high 32-bits value (write-only) */ 22 #define TOY_READ0_REG 0x2c /* TOY low 32-bits value (read-only) */ 23 #define TOY_READ1_REG 0x30 /* TOY high 32-bits value (read-only) */ 26 #define TOY_MATCH2_REG 0x3c /* TOY timing interrupt 2 */ 31 #define RTC_WRITE0_REG 0x64 /* RTC counters value (write-only) */ [all …]
|
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 44 This clock should be battery-backed, so that it reads the correct 45 time when the system boots from a power-off state. Otherwise, your 141 once-per-second update interrupts, used for synchronization. 159 will be called rtc-test. 173 will be called rtc-88pm860x. 183 will be called rtc-88pm80x. 187 tristate "Abracon AB-RTCMC-32.768kHz-B5ZE-S3" 190 AB-RTCMC-32.768kHz-B5ZE-S3 I2C RTC chip. 193 will be called rtc-ab-b5ze-s3. [all …]
|
/Linux-v6.6/drivers/i2c/busses/ |
D | i2c-ls2x.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Loongson-2K/Loongson LS7A I2C master mode driver 5 * Copyright (C) 2013 Loongson Technology Corporation Limited. 6 * Copyright (C) 2014-2017 Lemote, Inc. 7 * Copyright (C) 2018-2022 Loongson Technology Corporation Limited. 10 * Rewritten for mainline by Binbin Zhou <zhoubinbin@loongson.cn> 79 if (!(readb(priv->base + I2C_LS2X_SR) & LS2X_SR_IF)) in ls2x_i2c_isr() 82 writeb(LS2X_CR_IACK, priv->base + I2C_LS2X_CR); in ls2x_i2c_isr() 83 complete(&priv->cmd_complete); in ls2x_i2c_isr() 96 struct i2c_timings *t = &priv->i2c_t; in ls2x_i2c_adjust_bus_speed() [all …]
|
/Linux-v6.6/arch/mips/include/asm/mach-loongson2ef/ |
D | loongson.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 14 /* loongson internal northbridge initialization */ 17 /* machine-specific reboot/halt operation */ 25 /* loongson-specific command line, env and memory initialization */ 62 #define LOONGSON_FLASH_TOP (LOONGSON_FLASH_BASE+LOONGSON_FLASH_SIZE-1) 66 #define LOONGSON_LIO0_TOP (LOONGSON_LIO0_BASE+LOONGSON_LIO0_SIZE-1) 70 #define LOONGSON_BOOT_TOP (LOONGSON_BOOT_BASE+LOONGSON_BOOT_SIZE-1) 73 #define LOONGSON_REG_TOP (LOONGSON_REG_BASE+LOONGSON_REG_SIZE-1) 77 #define LOONGSON_LIO1_TOP (LOONGSON_LIO1_BASE+LOONGSON_LIO1_SIZE-1) 84 #define LOONGSON_PCILO_TOP (LOONGSON_PCILO0_BASE+LOONGSON_PCILO_SIZE-1) [all …]
|
/Linux-v6.6/arch/mips/include/asm/ |
D | cpu.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 18 +----------------+----------------+----------------+----------------+ 20 +----------------+----------------+----------------+----------------+ 24 that bits 16-23 have been 0 for all MIPS processors before the MIPS32/64 92 #define PRID_IMP_LOONGSON_32 0x4200 /* Loongson-1 */ 95 #define PRID_IMP_LOONGSON_64R 0x6100 /* Reduced Loongson-2 */ 96 #define PRID_IMP_LOONGSON_64C 0x6300 /* Classic Loongson-2 and Loongson-3 */ 97 #define PRID_IMP_LOONGSON_64G 0xc000 /* Generic Loongson-2 and Loongson-3 */ 191 #define PRID_IMP_XBURST2 0x2000 /* XBurst®2 with MXU2.1 SIMD ISA */ 252 #define PRID_REV_LOONGSON1C 0x0020 /* Same as Loongson-1B */ [all …]
|
/Linux-v6.6/arch/loongarch/include/asm/ |
D | addrspace.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * Copyright (C) 2020-2022 Loongson Technology Corporation Limited 40 #define TO_PHYS_MASK ((1ULL << DMW_PABITS) - 1) 81 * 32/64-bit LoongArch address spaces 116 * |-----------------------| 117 * | pci io ports(16K~32M) | 118 * |-----------------------| 119 * | isa io ports(0 ~16K) | 120 * PCI_IOBASE ->|-----------------------| 123 #define PCI_IOBASE ((void __iomem *)(vm_map_base + (2 * PAGE_SIZE))) [all …]
|
/Linux-v6.6/Documentation/translations/zh_CN/core-api/ |
D | printk-formats.rst | 1 .. include:: ../disclaimer-zh_CN.rst 3 :Original: Documentation/core-api/printk-formats.rst 7 司延腾 Yanteng Si <siyanteng@loongson.cn> 8 周彬彬 Binbin Zhou <zhoubinbin@loongson.cn> 10 .. _cn_printk-formats.rst: 19 :作者: Andrew Murray <amurray@mpc-data.co.uk> 28 ------------------------------------------- 80 ---------- 101 -------- 105 %pe -ENOSPC [all …]
|
D | cpu_hotplug.rst | 1 .. include:: ../disclaimer-zh_CN.rst 3 :Original: Documentation/core-api/cpu_hotplug.rst 6 司延腾 Yanteng Si <siyanteng@loongson.cn> 7 周彬彬 Binbin Zhou <zhoubinbin@loongson.cn> 45 限制启动时的CPU为 *n* 个。例如,如果你有四个CPU,使用 ``maxcpus=2`` 将只能启 85 hot-add/hot-remove。目前还没有定死规定。典型的用法是在启动时启动拓扑结构,这时 101 $ ls -lh /sys/devices/system/cpu 103 drwxr-xr-x 9 root root 0 Dec 21 16:33 cpu0 104 drwxr-xr-x 9 root root 0 Dec 21 16:33 cpu1 105 drwxr-xr-x 9 root root 0 Dec 21 16:33 cpu2 [all …]
|
/Linux-v6.6/include/linux/ |
D | pci-ecam.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 13 * Memory address shift values for the byte-level address that 21 * Section 7.2.2, Table 7-1, p. 677. 28 #define PCIE_ECAM_REG_MASK 0xfff /* Limit offset to a maximum of 4K */ 62 void __iomem *win; /* 64-bit single mapping */ 63 void __iomem **winp; /* 32-bit per-bus mapping */ 74 /* map_bus when ->sysdata is an instance of pci_config_window */ 81 extern const struct pci_ecam_ops pci_32b_ops; /* 32-bit accesses only */ 82 extern const struct pci_ecam_ops pci_32b_read_ops; /* 32-bit read only */ 84 extern const struct pci_ecam_ops thunder_pem_ecam_ops; /* Cavium ThunderX 1.x & 2.x */ [all …]
|
/Linux-v6.6/drivers/clk/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 37 tristate "Clock driver for WM831x/2x PMICs" 40 Supports the clocking subsystem of the WM831x/2x series of 59 Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs 88 These multi-function devices have two fixed-rate oscillators, clocked at 32KHz each. 98 multi-function device has one fixed-rate oscillator, clocked 129 be pre-programmed to support other configurations and features not yet 178 This driver supports TI CDCE706 programmable 3-PLL clock synthesizer. 196 For example, the CDCE925 contains two PLLs with spread-spectrum 206 tristate "Clock driver for CS2000 Fractional-N Clock Synthesizer & Clock Multiplier" [all …]
|
/Linux-v6.6/drivers/thermal/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 37 int "Emergency poweroff delay in milli-seconds" 144 bool "Fair-share thermal governor" 146 Enable this to manage platform thermals using fair-share governor. 240 memory-mapped reads to get the temperature. Any HW/System that 241 allows temperature reading by a single memory-mapped reading, be it 295 - AM654 341 module will be called sun8i-thermal. 350 ADC (TS-ADC) found on Rockchip SoCs. It supports one critical 355 tristate "Renesas R-Car thermal driver" [all …]
|
/Linux-v6.6/arch/loongarch/mm/ |
D | init.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2020-2022 Loongson Technology Corporation Limited 28 #include <asm/asm-offsets.h> 154 #if CONFIG_PGTABLE_LEVELS == 2 in vmemmap_populate() 232 * Align swapper_pg_dir in to 64K, allows its address to be loaded 234 * __aligned(64K), its size would get rounded up to the alignment
|
/Linux-v6.6/arch/mips/kernel/ |
D | cpu-probe.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 * Copyright (C) 1994 - 2006 Ralf Baechle 19 #include <asm/cpu-features.h> 20 #include <asm/cpu-type.h> 27 #include <asm/pgtable-bits.h> 32 #include "fpu-probe.h" 34 #include <asm/mach-loongson64/cpucfg-emul.h> 131 cpu_data[0].tlbsize -= cpu_data[0].tlbsizeftlbways * in ftlb_disable() 147 c->options |= MIPS_CPU_MT_PER_TC_PERF_COUNTERS; in cpu_set_mt_per_tc_perf() 161 if ((c->processor_id & PRID_REV_MASK) <= PRID_REV_34K_V1_0_2) in check_errata() [all …]
|
D | perf_event_mipsxx.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 * Author: Deng-Cheng Zhu 28 #define MIPS_TCS_PER_COUNTER 2 29 #define MIPS_CPUID_TO_COUNTER_MASK (MIPS_TCS_PER_COUNTER - 1) 67 P = 2, 122 #define CNTR_BIT_MASK(n) (((n) == 64) ? ~0ULL : ((1ULL<<(n))-1)) 159 /* 0: Not Loongson-3 160 * 1: Loongson-3A1000/3B1000/3B1500 161 * 2: Loongson-3A2000/3A3000 162 * 3: Loongson-3A4000+ [all …]
|
/Linux-v6.6/arch/mips/pci/ |
D | fixup-fuloong2e.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 13 #include <loongson.h> 23 switch (PCI_FUNC(dev->devfn)) { in pcibios_map_irq() 24 case 2: in pcibios_map_irq() 51 /* Configures port 1, 2, 3, 4 to be validate*/ in loongson2e_nec_fixup() 55 /* System clock is 48-MHz Oscillator. */ in loongson2e_nec_fixup() 63 sb_slot = PCI_SLOT(pdev->devfn); in loongson2e_686b_func0_fixup() 84 * enable time-out timer in loongson2e_686b_func0_fixup() 94 /* 512 K PCI Decode */ in loongson2e_686b_func0_fixup() 103 * Parallel DRQ 3, Floppy DRQ 2 (default) in loongson2e_686b_func0_fixup() [all …]
|
/Linux-v6.6/Documentation/translations/zh_CN/admin-guide/ |
D | sysrq.rst | 1 .. include:: ../disclaimer-zh_CN.rst 3 :Original: Documentation/admin-guide/sysrq.rst 11 司延腾 Yanteng Si <siyanteng@loongson.cn> 13 .. _cn_admin-guide_sysrq: 35 - 0 - 完全不使能 SysRq 键 36 - 1 - 使能 SysRq 键的全部功能 37 - >1 - 对于允许的 SysRq 键功能的比特掩码(参见下面更详细的功能描述):: 39 2 = 0x2 - 使能对控制台日志记录级别的控制 40 4 = 0x4 - 使能对键盘的控制 (SAK, unraw) 41 8 = 0x8 - 使能对进程的调试导出等 [all …]
|
/Linux-v6.6/Documentation/translations/zh_CN/admin-guide/mm/damon/ |
D | start.rst | 1 .. SPDX-License-Identifier: GPL-2.0 2 .. include:: ../../../disclaimer-zh_CN.rst 4 :Original: Documentation/admin-guide/mm/damon/start.rst 8 司延腾 Yanteng Si <siyanteng@loongson.cn> 25 ---- 31 ------------ 47 $ sudo damo record -o damon.data $(pidof masim) 60 $ sudo damo report heats --heatmap stdout 75 # access_frequency: 0 1 2 3 4 5 6 7 8 9 76 # x-axis: space (139728247021568-139728453431248: 196.848 MiB) [all …]
|
/Linux-v6.6/arch/mips/mm/ |
D | c-r4k.c | 22 #include <linux/dma-map-ops.h> /* for dma_default_coherent */ 29 #include <asm/cpu-features.h> 30 #include <asm/cpu-type.h> 38 #include <asm/mips-cps.h> 43 * R4K_HIT - Virtual user or kernel address based cache operations. The 46 * R4K_INDEX - Index based cache operations. 53 * r4k_op_needs_ipi() - Decide if a cache op needs to be done on every core. 68 /* The MIPS Coherence Manager (CM) globalizes address-based cache ops */ in r4k_op_needs_ipi() 74 * be needed, but only if there are foreign CPUs (non-siblings with in r4k_op_needs_ipi() 240 for (addr = start + 0x400; addr < end; addr += 0x400 * 2) in tx49_blast_icache32() [all …]
|
/Linux-v6.6/ |
D | .mailmap | 2 # This list is used by git-shortlog to fix a few botched name translations 9 # "man git-shortlog" on older systems. 33 Alexandre Belloni <alexandre.belloni@bootlin.com> <alexandre.belloni@free-electrons.com> 53 Andrew Morton <akpm@linux-foundation.org> 54 Andrew Murray <amurray@thegoodpenguin.co.uk> <amurray@embedded-bits.co.uk> 66 Antoine Tenart <atenart@kernel.org> <antoine.tenart@free-electrons.com> 71 Arnaud Patard <arnaud.patard@rtp-net.org> 91 Ben Dooks <ben-linux@fluff.org> <ben.dooks@simtec.co.uk> 92 Ben Dooks <ben-linux@fluff.org> <ben.dooks@sifive.com> 107 Boris Brezillon <bbrezillon@kernel.org> <boris.brezillon@free-electrons.com> [all …]
|