Home
last modified time | relevance | path

Searched full:grf (Results 1 – 25 of 86) sorted by relevance

1234

/Linux-v5.10/Documentation/devicetree/bindings/soc/rockchip/
Dgrf.txt1 * Rockchip General Register Files (GRF)
6 From RK3368 SoCs, the GRF is divided into two sections,
7 - GRF, used for general non-secure system,
11 On RK3328 SoCs, the GRF adds a section for USB2PHYGRF,
13 ON RK3308 SoC, the GRF is divided into four sections:
14 - GRF, used for general non-secure system,
21 - compatible: GRF should be one of the following:
22 - "rockchip,px30-grf", "syscon": for px30
23 - "rockchip,rk3036-grf", "syscon": for rk3036
24 - "rockchip,rk3066-grf", "syscon": for rk3066
[all …]
/Linux-v5.10/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-rk.c65 struct regmap *grf; member
90 if (IS_ERR(bsp_priv->grf)) { in px30_set_to_rmii()
91 dev_err(dev, "%s: Missing rockchip,grf property\n", __func__); in px30_set_to_rmii()
95 regmap_write(bsp_priv->grf, PX30_GRF_GMAC_CON1, in px30_set_to_rmii()
110 regmap_write(bsp_priv->grf, PX30_GRF_GMAC_CON1, in px30_set_rmii_speed()
118 regmap_write(bsp_priv->grf, PX30_GRF_GMAC_CON1, in px30_set_rmii_speed()
169 if (IS_ERR(bsp_priv->grf)) { in rk3128_set_to_rgmii()
170 dev_err(dev, "Missing rockchip,grf property\n"); in rk3128_set_to_rgmii()
174 regmap_write(bsp_priv->grf, RK3128_GRF_MAC_CON1, in rk3128_set_to_rgmii()
177 regmap_write(bsp_priv->grf, RK3128_GRF_MAC_CON0, in rk3128_set_to_rgmii()
[all …]
/Linux-v5.10/drivers/soc/rockchip/
Dgrf.c113 .compatible = "rockchip,rk3036-grf",
116 .compatible = "rockchip,rk3128-grf",
119 .compatible = "rockchip,rk3228-grf",
122 .compatible = "rockchip,rk3288-grf",
125 .compatible = "rockchip,rk3328-grf",
128 .compatible = "rockchip,rk3368-grf",
131 .compatible = "rockchip,rk3399-grf",
142 struct regmap *grf; in rockchip_grf_init() local
150 pr_err("%s: missing grf data\n", __func__); in rockchip_grf_init()
156 grf = syscon_node_to_regmap(np); in rockchip_grf_init()
[all …]
Dio-domain.c74 struct regmap *grf; member
93 ret = regmap_write(iod->grf, iod->soc_data->grf_offset, val); in rockchip_iodomain_write()
95 dev_err(iod->dev, "Couldn't write to GRF\n"); in rockchip_iodomain_write()
164 ret = regmap_write(iod->grf, PX30_IO_VSEL, val); in px30_iodomain_init()
183 ret = regmap_write(iod->grf, RK3288_SOC_CON2, val); in rk3288_iodomain_init()
202 ret = regmap_write(iod->grf, RK3328_SOC_CON4, val); in rk3328_iodomain_init()
221 ret = regmap_write(iod->grf, RK3368_SOC_CON15, val); in rk3368_iodomain_init()
240 ret = regmap_write(iod->grf, RK3399_PMUGRF_CON0, val); in rk3399_pmu_iodomain_init()
510 iod->grf = syscon_node_to_regmap(parent->of_node); in rockchip_iodomain_probe()
513 iod->grf = syscon_regmap_lookup_by_phandle(np, "rockchip,grf"); in rockchip_iodomain_probe()
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/gpio/
Drockchip,rk3328-grf-gpio.txt1 Rockchip RK3328 GRF (General Register Files) GPIO controller.
5 GRF_SOC_CON10 register in GRF. Aside from the GPIO_MUTE pin, the HDMI pins can
12 - compatible: Should contain "rockchip,rk3328-grf-gpio".
21 grf: syscon@ff100000 {
22 compatible = "rockchip,rk3328-grf", "syscon", "simple-mfd";
24 grf_gpio: grf-gpio {
25 compatible = "rockchip,rk3328-grf-gpio";
31 Note: The grf_gpio node should be declared as the child of the GRF (General
/Linux-v5.10/drivers/phy/rockchip/
Dphy-rockchip-usb.c56 int (*init_usb_uart)(struct regmap *grf,
324 static int __init rockchip_init_usb_uart_common(struct regmap *grf, in rockchip_init_usb_uart_common() argument
342 ret = regmap_write(grf, regoffs + UOC_CON0, val); in rockchip_init_usb_uart_common()
348 ret = regmap_write(grf, regoffs + UOC_CON2, val); in rockchip_init_usb_uart_common()
359 ret = regmap_write(grf, UOC_CON3, val); in rockchip_init_usb_uart_common()
374 static int __init rk3188_init_usb_uart(struct regmap *grf, in rk3188_init_usb_uart() argument
380 ret = rockchip_init_usb_uart_common(grf, pdata); in rk3188_init_usb_uart()
388 ret = regmap_write(grf, RK3188_UOC0_CON0, val); in rk3188_init_usb_uart()
424 static int __init rk3288_init_usb_uart(struct regmap *grf, in rk3288_init_usb_uart() argument
430 ret = rockchip_init_usb_uart_common(grf, pdata); in rk3288_init_usb_uart()
[all …]
Dphy-rockchip-dp.c28 struct regmap *grf; member
38 ret = regmap_write(dp->grf, GRF_SOC_CON12, in rockchip_set_phy_state()
50 ret = regmap_write(dp->grf, GRF_SOC_CON12, in rockchip_set_phy_state()
107 dp->grf = syscon_node_to_regmap(dev->parent->of_node); in rockchip_dp_phy_probe()
108 if (IS_ERR(dp->grf)) { in rockchip_dp_phy_probe()
110 return PTR_ERR(dp->grf); in rockchip_dp_phy_probe()
113 ret = regmap_write(dp->grf, GRF_SOC_CON12, GRF_EDP_REF_CLK_SEL_INTER | in rockchip_dp_phy_probe()
116 dev_err(dp->dev, "Could not config GRF edp ref clk: %d\n", ret); in rockchip_dp_phy_probe()
/Linux-v5.10/Documentation/devicetree/bindings/display/rockchip/
Dcdn-dp-rockchip.txt12 Required elements: "core-clk" "pclk" "spdif" "grf"
22 - rockchip,grf: this soc should set GRF regs, so need get grf here.
43 clock-names = "core-clk", "pclk", "spdif", "grf";
51 rockchip,grf = <&grf>;
Ddw_hdmi-rockchip.txt27 - rockchip,grf: Shall reference the GRF to mux vopl/vopb.
37 - clock-names: May contain "grf", power for grf io.
56 rockchip,grf = <&grf>;
Danalogix_dp-rockchip.txt24 - rockchip,grf: this soc should set GRF regs, so need get grf here.
35 Required elements: "grf"
55 rockchip,grf = <&grf>;
Ddw_mipi_dsi_rockchip.txt15 For RK3399, a phy config clock (phy_cfg) and a grf clock(grf)
17 - rockchip,grf: this soc should set GRF regs to mux vopl/vopb.
45 rockchip,grf = <&grf>;
Drockchip,rk3066-hdmi.yaml40 rockchip,grf:
43 This soc uses GRF regs to switch the HDMI TX input between vop0 and vop1.
83 - rockchip,grf
103 rockchip,grf = <&grf>;
/Linux-v5.10/Documentation/devicetree/bindings/phy/
Drockchip-usb-phy.txt12 - rockchip,grf : phandle to the syscon managing the "general
13 register files" - phy should be a child of the GRF instead
21 - reg: PHY configure reg address offset in GRF
37 grf: syscon@ff770000 {
38 compatible = "rockchip,rk3288-grf", "syscon", "simple-mfd";
Drockchip-mipi-dphy-rx0.yaml31 - const: grf
54 * should be a child of the GRF.
56 * grf: syscon@ff770000 {
57 * compatible = "rockchip,rk3399-grf", "syscon", "simple-mfd";
70 clock-names = "dphy-ref", "dphy-cfg", "grf";
Dphy-rockchip-typec.txt7 - rockchip,grf : phandle to the syscon managing the "general
41 rockchip,grf = <&grf>;
65 rockchip,grf = <&grf>;
/Linux-v5.10/drivers/net/ethernet/arc/
Demac_rockchip.c29 struct regmap *grf; member
55 err = regmap_write(emac->grf, emac->soc_data->grf_offset, data); in emac_rockchip_set_mac_speed()
57 pr_err("unable to apply speed %u to grf (%d)\n", speed, err); in emac_rockchip_set_mac_speed()
127 priv->grf = syscon_regmap_lookup_by_phandle(dev->of_node, in emac_rockchip_probe()
128 "rockchip,grf"); in emac_rockchip_probe()
129 if (IS_ERR(priv->grf)) { in emac_rockchip_probe()
131 PTR_ERR(priv->grf)); in emac_rockchip_probe()
132 err = PTR_ERR(priv->grf); in emac_rockchip_probe()
187 err = regmap_write(priv->grf, priv->soc_data->grf_offset, data); in emac_rockchip_probe()
189 dev_err(dev, "unable to apply initial settings to grf (%d)\n", in emac_rockchip_probe()
/Linux-v5.10/Documentation/devicetree/bindings/sound/
Drockchip,rk3328-codec.yaml29 rockchip,grf:
32 The phandle of the syscon node for the GRF register.
53 - rockchip,grf
67 rockchip,grf = <&grf>;
Dinno-rk3036.txt10 - rockchip,grf : The phandle of grf device node.
17 rockchip,grf = <&grf>;
/Linux-v5.10/arch/arm/boot/dts/
Drk3xxx.dtsi227 rockchip,grf = <&grf>;
293 grf: grf@20008000 { label
305 rockchip,grf = <&grf>;
320 rockchip,grf = <&grf>;
375 rockchip,grf = <&grf>;
390 rockchip,grf = <&grf>;
405 rockchip,grf = <&grf>;
/Linux-v5.10/Documentation/devicetree/bindings/i2c/
Di2c-rk3x.yaml65 rockchip,grf:
69 the general register file (GRF)
71 (bit offset in the GRF) is also required.
118 - rockchip,grf
133 rockchip,grf = <&grf>;
/Linux-v5.10/drivers/gpu/drm/rockchip/
Danalogix_dp-rockchip.c46 * struct rockchip_dp_chip_data - splite the grf setting of kind of chips
47 * @lcdsel_grf_reg: grf register offset of lcdc select
67 struct regmap *grf; member
201 ret = regmap_write(dp->grf, dp->data->lcdsel_grf_reg, val); in rockchip_dp_drm_encoder_enable()
203 DRM_DEV_ERROR(dp->dev, "Could not write to GRF: %d\n", ret); in rockchip_dp_drm_encoder_enable()
267 dp->grf = syscon_regmap_lookup_by_phandle(np, "rockchip,grf"); in rockchip_dp_of_probe()
268 if (IS_ERR(dp->grf)) { in rockchip_dp_of_probe()
269 DRM_DEV_ERROR(dev, "failed to get rockchip,grf property\n"); in rockchip_dp_of_probe()
270 return PTR_ERR(dp->grf); in rockchip_dp_of_probe()
273 dp->grfclk = devm_clk_get(dev, "grf"); in rockchip_dp_of_probe()
[all …]
Drockchip_lvds.c57 struct regmap *grf; member
226 ret = regmap_write(lvds->grf, RK3288_LVDS_GRF_SOC_CON7, val); in rk3288_lvds_poweroff()
228 DRM_DEV_ERROR(lvds->dev, "Could not write to GRF: %d\n", ret); in rk3288_lvds_poweroff()
259 ret = regmap_write(lvds->grf, RK3288_LVDS_GRF_SOC_CON7, val); in rk3288_lvds_grf_config()
261 DRM_DEV_ERROR(lvds->dev, "Could not write to GRF: %d\n", ret); in rk3288_lvds_grf_config()
280 ret = regmap_write(lvds->grf, RK3288_LVDS_GRF_SOC_CON6, val); in rk3288_lvds_set_vop_source()
339 return regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1, in px30_lvds_poweron()
346 regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1, in px30_lvds_poweroff()
365 return regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1, in px30_lvds_grf_config()
379 return regmap_update_bits(lvds->grf, PX30_LVDS_GRF_PD_VO_CON1, in px30_lvds_set_vop_source()
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/net/
Demac_rockchip.txt10 - rockchip,grf: phandle to the syscon grf used to control speed and mode
41 rockchip,grf = <&grf>;
Drockchip-dwmac.txt19 - rockchip,grf: phandle to the syscon grf used to control speed and mode.
54 rockchip,grf = <&grf>;
/Linux-v5.10/Documentation/devicetree/bindings/pinctrl/
Drockchip,pinctrl.txt37 - rockchip,grf: phandle referencing a syscon providing the
50 Use rockchip,grf and rockchip,pmu described above instead.
86 rockchip,grf = <&grf>;
135 rockchip,grf = <&grf>;

1234