Home
last modified time | relevance | path

Searched full:clk_top_msdc50_0_h_sel (Results 1 – 9 of 9) sorted by relevance

/Linux-v6.6/include/dt-bindings/clock/
Dmediatek,mt6795-clk.h103 #define CLK_TOP_MSDC50_0_H_SEL 92 macro
Dmt8173-clk.h105 #define CLK_TOP_MSDC50_0_H_SEL 95 macro
Dmt8192-clk.h35 #define CLK_TOP_MSDC50_0_H_SEL 23 macro
/Linux-v6.6/Documentation/devicetree/bindings/mmc/
Dmtk-sd.yaml319 <&topckgen CLK_TOP_MSDC50_0_H_SEL>;
/Linux-v6.6/drivers/clk/mediatek/
Dclk-mt6795-topckgen.c471 TOP_MUX_GATE(CLK_TOP_MSDC50_0_H_SEL, "msdc50_0_h_sel", msdc50_0_h_parents,
Dclk-mt8173-topckgen.c550 MUX_GATE_FLAGS(CLK_TOP_MSDC50_0_H_SEL, "msdc50_0_h_sel", msdc50_0_h_parents,
Dclk-mt8192.c602 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_H_SEL, "msdc50_0_h_sel",
/Linux-v6.6/arch/arm64/boot/dts/mediatek/
Dmt6795.dtsi644 <&topckgen CLK_TOP_MSDC50_0_H_SEL>,
Dmt8173.dtsi888 <&topckgen CLK_TOP_MSDC50_0_H_SEL>;