Home
last modified time | relevance | path

Searched +full:armv6 +full:- +full:capable (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.10/Documentation/devicetree/bindings/arm/
Darm,integrator.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
14 They are ARMv4, ARMv5 and ARMv6-capable using different core tiles,
23 - description: ARM Integrator Application Platform, this board has a PCI
28 pre-packaged in a PC Tower form factor called Integrator/PP1 or a
31 - const: arm,integrator-ap
32 - description: ARM Integrator Compact Platform (HBI-0086), this board has
36 - const: arm,integrator-cp
[all …]
/Linux-v5.10/Documentation/arm/
Dmemory.rst13 The ARM CPU is capable of addressing a maximum of 4GB virtual memory
28 ffff4000 ffffffff cache aliasing on ARMv6 and later CPUs.
39 in proc-xscale.S to flush the whole data
54 VMALLOC_START VMALLOC_END-1 vmalloc() / ioremap() space.
63 PAGE_OFFSET high_memory-1 Kernel direct-mapped RAM region.
67 PKMAP_BASE PAGE_OFFSET-1 Permanent kernel mappings
71 MODULES_VADDR MODULES_END-1 Kernel module space
75 00001000 TASK_SIZE-1 User space mappings
76 Per-thread mappings are placed here via
87 in a non-bootable kernel, or may cause the kernel to (eventually) panic
/Linux-v5.10/arch/arm/kernel/
Dentry-armv.S1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * linux/arch/arm/kernel/entry-armv.S
6 * ARM700 fix by Matthew Godbolt (linux-user@willothewisp.demon.co.uk)
9 * Low-level vector interface routines
19 #include <asm/glue-df.h>
20 #include <asm/glue-pf.h>
23 #include <mach/entry-macro.S>
30 #include <asm/uaccess-asm.h>
32 #include "entry-header.S"
33 #include <asm/entry-macro-multi.S>
[all …]
/Linux-v5.10/arch/arm/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
129 The ARM series is a line of low-power-consumption RISC chip designs
131 handhelds such as the Compaq IPAQ. ARM-based PCs are no longer
132 manufactured, but legacy ARM-based PC hardware remains popular in
242 Patch phys-to-virt and virt-to-phys translation functions at
246 This can only be used with non-XIP MMU kernels where the base
292 bool "MMU-based Paged Memory Management Support"
295 Select if you want MMU-based virtualised addressing space
334 bool "ARMv7-M based platforms (Cortex-M0/M3/M4)"
347 bool "EBSA-110"
[all …]