Home
last modified time | relevance | path

Searched +full:75 +full:mhz (Results 1 – 25 of 203) sorted by relevance

123456789

/Linux-v6.1/drivers/video/fbdev/
Dmacmodes.c36 /* 512x384, 60Hz, Non-Interlaced (15.67 MHz dot clock) */
40 /* 640x480, 60 Hz, Non-Interlaced (25.175 MHz dotclock) */
44 /* 640x480, 67Hz, Non-Interlaced (30.0 MHz dotclock) */
48 /* 640x870, 75Hz (portrait), Non-Interlaced (57.28 MHz dot clock) */
49 "mac7", 75, 640, 870, 17457, 80, 32, 42, 3, 80, 3,
52 /* 800x600, 56 Hz, Non-Interlaced (36.00 MHz dotclock) */
56 /* 800x600, 60 Hz, Non-Interlaced (40.00 MHz dotclock) */
60 /* 800x600, 72 Hz, Non-Interlaced (50.00 MHz dotclock) */
64 /* 800x600, 75 Hz, Non-Interlaced (49.50 MHz dotclock) */
65 "mac12", 75, 800, 600, 20203, 144, 32, 21, 1, 80, 3,
[all …]
Dvalkyriefb.h79 * 3.9064MHz * 2**clock_params[2] * clock_params[1] / clock_params[0].
90 /* Register values for 1024x768, 75Hz mode (17) */
102 { 11, 28, 3 }, /* pixel clock = 79.55MHz for V=74.50Hz */
108 /* This used to be 12, 30, 3 for pixel clock = 78.12MHz for V=72.12Hz, but
118 { 12, 29, 3 }, /* pixel clock = 75.52MHz for V=69.71Hz? */
129 { 15, 31, 3 }, /* pixel clock = 64.58MHz for V=59.62Hz */
135 /* Register values for 832x624, 75Hz mode (13) */
138 { 23, 42, 3 }, /* pixel clock = 57.07MHz for V=74.27Hz */
146 { 17, 27, 3 }, /* pixel clock = 49.63MHz for V=71.66Hz */
154 { 25, 32, 3 }, /* pixel clock = 40.0015MHz,
[all …]
Dcontrolfb.h97 * 3.9064MHz * 2**clock_params[2] * clock_params[1] / clock_params[0].
126 {{-1,-1}}, /* 640x870, 75Hz (portrait) */
131 {{ 2, 2}}, /* 800x600, 75Hz */
132 {{ 1, 2}}, /* 832x624, 75Hz */
135 {{ 1, 2}}, /* 1024x768, 75Hz (VESA) */
136 {{ 1, 2}}, /* 1024x768, 75Hz */
137 {{ 1, 2}}, /* 1152x870, 75Hz */
138 {{ 0, 1}}, /* 1280x960, 75Hz */
139 {{ 0, 1}}, /* 1280x1024, 75Hz */
Dplatinumfb.h54 * F = 14.3MHz * c0 / (c1 & 0x1f) / (1 << (c1 >> 5))
57 * F = 15MHz * c0 / ((c1 & 0x1f) + 2) / (1 << (c1 >> 5))
74 /* 1280x1024, 75Hz (20) */
86 /* 1280x960, 75Hz (19) */
98 /* 1152x870, 75Hz (18) */
110 /* 1024x768, 75Hz (17) */
122 /* 1024x768, 75Hz (16) */
158 /* 832x624, 75Hz (13) */
172 /* 800x600, 75Hz (12) */
232 /* 640x870, 75Hz Portrait (7) */
[all …]
/Linux-v6.1/Documentation/fb/
Dviafb.modes10 # 640x480, 60 Hz, Non-Interlaced (25.175 MHz dotclock)
29 # D: 25.175 MHz, H: 31.469 kHz, V: 59.94 Hz
32 # D: 24.823 MHz, H: 39.780 kHz, V: 60.00 Hz
35 # 640x480, 75 Hz, Non-Interlaced (31.50 MHz dotclock)
52 mode "640x480-75"
53 # D: 31.50 MHz, H: 37.500 kHz, V: 75.00 Hz
56 # 640x480, 85 Hz, Non-Interlaced (36.000 MHz dotclock)
74 # D: 36.000 MHz, H: 43.269 kHz, V: 85.00 Hz
77 # 640x480, 100 Hz, Non-Interlaced (43.163 MHz dotclock)
95 # D: 43.163 MHz, H: 50.900 kHz, V: 100.00 Hz
[all …]
Ds3fb.rst39 lower pixclocks (maximum usually between 50-60 MHz, depending on specific
40 hardware, i get best results from plain S3 Trio32 card - about 75 MHz). This
Dsstfb.rst123 gfxclk=x gfxclk:x Force graphic clock frequency (in MHz).
129 - 50Mhz for Voodoo 1,
130 - 75MHz for Voodoo 2.
/Linux-v6.1/arch/arm/mach-omap2/
Dtimer.c53 * at a rate of 6.144 MHz. Because the device operates on different clocks
85 * frequency to not be 6.144MHz but at sysclk / 610 * 375 / 2 in realtime_counter_init()
86 * (OR sysclk * 75 / 244) in realtime_counter_init()
97 * should compensate to avoid the 570ppm (at 20MHz, much worse in realtime_counter_init()
102 num = 75; in realtime_counter_init()
136 /* Program it for 38.4 MHz */ in realtime_counter_init()
/Linux-v6.1/tools/edid/
Dedid.S152 Bit 2 640x480 @ 75 Hz
158 Bit 6 800x600 @ 75 Hz
159 Bit 5 832x624 @ 75 Hz
163 Bit 1 1024x768 @ 75 Hz
164 Bit 0 1280x1024 @ 75 Hz */
167 /* Bit 7 1152x870 @ 75 Hz (Apple Macintosh II)
181 /* Pixel clock in 10 kHz units. (0.-655.35 MHz, little-endian) */
262 to 10 MHz multiple (10-2550 MHz) */
/Linux-v6.1/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
Dsmu11_driver_if_arcturus.h514 uint16_t FreqTableGfx [NUM_GFXCLK_DPM_LEVELS ]; // In MHz
515 uint16_t FreqTableVclk [NUM_VCLK_DPM_LEVELS ]; // In MHz
516 uint16_t FreqTableDclk [NUM_DCLK_DPM_LEVELS ]; // In MHz
517 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
518 uint16_t FreqTableUclk [NUM_UCLK_DPM_LEVELS ]; // In MHz
519 uint16_t FreqTableFclk [NUM_FCLK_DPM_LEVELS ]; // In MHz
524 uint16_t Mp0clkFreq [NUM_MP0CLK_DPM_LEVELS]; // in MHz
528 uint16_t GfxclkFidle; // In MHz
531 uint16_t GfxclkDsMaxFreq; // In MHz
631 uint16_t BasePerformanceFrequencyCap; //In Mhz
[all …]
/Linux-v6.1/drivers/net/wan/
Dslic_ds26522.c99 /* RSYSCLK=2.048MHz, RSYNC-Output */ in ds26522_e1_spec_config()
106 /* TSYSCLK=2.048MHz, TSYNC-Output */ in ds26522_e1_spec_config()
127 /* E1 Mode default 75 ohm w/Transmit Impedance Matlinking */ in ds26522_e1_spec_config()
131 /* E1 Mode default 75 ohm Long Haul w/Receive Impedance Matlinking */ in ds26522_e1_spec_config()
/Linux-v6.1/drivers/net/wireless/mediatek/mt7601u/
Dinitvals_phy.h29 RF_REG_PAIR(0, 13, 0x00), /* 40mhz xtal */
30 /* RF_REG_PAIR(0, 13, 0x13), */ /* 20mhz xtal */
201 { 75, 0x60 },
223 { 75, 0x5e },
233 { 75, 0x5c },
242 { 75, 0x60 },
/Linux-v6.1/drivers/clk/
Dclk-vt8500.c380 * Where O1 is 900MHz...3GHz;
381 * O2 is 600MHz >= (M * parent) / P >= 300MHz;
382 * M is 36...120 [25MHz parent]; D is 1 or 2 or 4 or 8.
384 * D = 8: 37,5MHz...75MHz
385 * D = 4: 75MHz...150MHz
386 * D = 2: 150MHz...300MHz
387 * D = 1: 300MHz...600MHz
427 /* calculate frequency (MHz) after pre-divisor */ in wm8750_get_filter()
431 pr_warn("%s: PLL recommended input frequency 10..200Mhz (requested %d Mhz)\n", in wm8750_get_filter()
/Linux-v6.1/Documentation/devicetree/bindings/input/
Diqs626a.yaml238 enum: [75, 100, 150, 200]
283 0: 4 MHz (1 MHz)
284 1: 2 MHz (500 kHz)
285 2: 1 MHz (250 kHz)
397 0: 16 MHz (4 MHz)
398 1: 8 MHz (2 MHz)
399 2: 4 MHz (1 MHz)
400 3: 2 MHz (500 kHz)
613 0: 4 MHz (1 MHz)
614 1: 2 MHz (500 kHz)
[all …]
Diqs269a.yaml174 0: 16 MHz (4 MHz)
175 1: 8 MHz (2 MHz)
176 2: 4 MHz (1 MHz)
177 3: 2 MHz (500 kHz)
316 0: 4 MHz (1 MHz)
317 1: 2 MHz (500 kHz)
318 2: 1 MHz (250 kHz)
338 enum: [75, 100, 150, 200]
/Linux-v6.1/drivers/media/radio/si470x/
Dradio-si470x-common.c117 /* 0: 75 us (USA) */
121 MODULE_PARM_DESC(de, "De-emphasis: 0=75us *1=50us*");
267 /* Frequency (MHz) = Spacing (kHz) x Channel + Bottom of Band (MHz) */ in si470x_get_freq()
283 /* Chan = [ Freq (Mhz) - Bottom of Band (MHz) ] / Spacing (kHz) */ in si470x_set_freq()
312 band = 1; /* If nothing is specified seek 76 - 108 Mhz */ in si470x_set_seek()
642 /* measured in units of dbµV in 1 db increments (max at ~75 dbµV) */ in si470x_vidioc_g_tuner()
644 /* the ideal factor is 0xffff/75 = 873,8 */ in si470x_vidioc_g_tuner()
/Linux-v6.1/drivers/net/wireless/ath/ath9k/
Dar9003_phy.c132 * This function takes the channel value in MHz and sets
139 * (freq_ref = 40MHz)
143 * (freq_ref = 40MHz/(24>>amodeRefSel))
145 * For 5GHz channels which are 5MHz spaced,
147 * (freq_ref = 40MHz)
164 div = 75; in ar9003_hw_set_channel()
173 channelSel = (freq * 2) / 75; in ar9003_hw_set_channel()
174 chan_frac = (((freq * 2) % 75) * 0x20000) / 75; in ar9003_hw_set_channel()
188 channelSel = freq / 75; in ar9003_hw_set_channel()
189 chan_frac = ((freq % 75) * 0x20000) / 75; in ar9003_hw_set_channel()
[all …]
/Linux-v6.1/Documentation/admin-guide/media/
Dvivid.rst378 The TV 'tuner' supports a frequency range of 44-958 MHz. Channels are available
379 every 6 MHz, starting from 49.25 MHz. For each channel the generated image
380 will be in color for the +/- 0.25 MHz around it, and in grayscale for
381 +/- 1 MHz around the channel. Beyond that it is just noise. The VIDIOC_G_TUNER
382 ioctl will return 100% signal strength for +/- 0.25 MHz and 50% for +/- 1 MHz.
386 The audio subchannels that are returned are MONO for the +/- 1 MHz range around
387 a valid channel frequency. When the frequency is within +/- 0.25 MHz of the
403 interlaced, for pixelclock frequencies between 25 and 600 MHz. The field
461 interlaced, for pixelclock frequencies between 25 and 600 MHz. The field
516 - FM: 64 MHz - 108 MHz
[all …]
/Linux-v6.1/sound/hda/
Dhdac_i915.c25 * are used to convert CDClk (Core Display Clock) to 24MHz BCLK:
53 default: /* default CDCLK 450MHz */ in snd_hdac_i915_set_bclk()
55 bclk_n = 75; in snd_hdac_i915_set_bclk()
/Linux-v6.1/drivers/scsi/
Ddc395x.h31 #define DC395x_SEL_TIMEOUT 153 /* 250 ms selection timeout (@ 40 MHz) */
343 /* 000 100ns, 10.0 MHz */
344 /* 001 150ns, 6.6 MHz */
345 /* 010 200ns, 5.0 MHz */
346 /* 011 250ns, 4.0 MHz */
347 /* 100 300ns, 3.3 MHz */
348 /* 101 350ns, 2.8 MHz */
349 /* 110 400ns, 2.5 MHz */
350 /* 111 450ns, 2.2 MHz */
355 /* 000 50ns, 20.0 MHz */
[all …]
/Linux-v6.1/drivers/i2c/busses/
Di2c-isch.c153 * We can't determine if we have 33 or 25 MHz clock for in sch_access()
154 * SMBus, so expect 33 MHz and calculate a bus clock of in sch_access()
155 * 100 kHz. If we actually run at 25 MHz the bus will be in sch_access()
156 * run ~75 kHz instead which should do no harm. in sch_access()
/Linux-v6.1/scripts/
Dextract_xc3028.pl590 # Firmware 48, type: SCODE FW HAS IF (0x60000000), IF = 3.28 MHz id: (0000000000000000), size: 192
600 # Firmware 49, type: SCODE FW HAS IF (0x60000000), IF = 3.30 MHz id: (0000000000000000), size: 192
610 # Firmware 50, type: SCODE FW HAS IF (0x60000000), IF = 3.44 MHz id: (0000000000000000), size: 192
620 # Firmware 51, type: SCODE FW HAS IF (0x60000000), IF = 3.46 MHz id: (0000000000000000), size: 192
630 …# Firmware 52, type: SCODE FW DTV6 ATSC OREN36 HAS IF (0x60210020), IF = 3.80 MHz id: (0000000000…
640 # Firmware 53, type: SCODE FW HAS IF (0x60000000), IF = 4.00 MHz id: (0000000000000000), size: 192
650 …# Firmware 54, type: SCODE FW DTV6 ATSC TOYOTA388 HAS IF (0x60410020), IF = 4.08 MHz id: (0000000…
660 # Firmware 55, type: SCODE FW HAS IF (0x60000000), IF = 4.20 MHz id: (0000000000000000), size: 192
670 …# Firmware 56, type: SCODE FW MONO HAS IF (0x60008000), IF = 4.32 MHz id: NTSC/M Kr (000000000000…
680 # Firmware 57, type: SCODE FW HAS IF (0x60000000), IF = 4.45 MHz id: (0000000000000000), size: 192
[all …]
/Linux-v6.1/drivers/media/tuners/
Dtda9887.c318 "no", "no", "75", "50" in dump_write_message()
321 "4.5 MHz", in dump_write_message()
322 "5.5 MHz", in dump_write_message()
323 "6.0 MHz", in dump_write_message()
324 "6.5 MHz / AM" in dump_write_message()
327 "58.75 MHz", in dump_write_message()
328 "45.75 MHz", in dump_write_message()
329 "38.9 MHz", in dump_write_message()
330 "38.0 MHz", in dump_write_message()
331 "33.9 MHz", in dump_write_message()
[all …]
Dmt2266.c114 #define FREF 30000 // Quartz oscillator 30 MHz
250 msleep(75); in mt2266_calibrate()
299 .frequency_min_hz = 174 * MHz,
300 .frequency_max_hz = 862 * MHz,
/Linux-v6.1/drivers/ata/
Dpata_hpt3x2n.c61 /* 66MHz DPLL clocks */
266 * - 66MHz PCI
303 return USE_DPLL; /* Needed at 66Mhz */ in hpt3x2n_use_dpll()
433 freq = (fcnt * base) / 192; /* in MHz */ in hpt3x2n_pci_clock()
561 * Tune the PLL. HPT recommend using 75 for SATA, 66 for UDMA133 or in hpt3x2n_init_one()
567 f_low = (pci_mhz * 48) / 66; /* PCI Mhz for 66Mhz DPLL */ in hpt3x2n_init_one()
585 dev_info(&dev->dev, "bus clock %dMHz, using 66MHz DPLL\n", pci_mhz); in hpt3x2n_init_one()
595 * On HPT371N, if ATA clock is 66 MHz we must set bit 2 in in hpt3x2n_init_one()

123456789